


NAVAL POSTGRADUATE SCHOOL Monterey, California





THESIS

THE DESIGN AND IMPLEMENTATION
OF THE MEMORY MANAGER FOR A
SECURE ARCHIVAL STORAGE SYSTEM

by

Edmund E. Moore

Alan V. Gary

June 1980

Thesis Advisor:

L. A. Cox, Jr.

Approved for public release: distribution unlimited

SECURITY CLASSIFICATION OF THIS PAGE (Phon Date Entered)

READ INSTRUCTIONS BEFORE COMPLETING FORM
ON NO. 3. RECIPIENT'S CATALOG NUMBER 313
Master's Thesis: June, 1980 PERFORMING CRG. REPORT NUMBER
6. CONTRACT OR GRANT NUMBER(s)
10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NU! BERS
June 1980 13. NUMBER OF PAGES 165
Unclassified 18. DECLASSIFICATION/DOWNGRADING

Approved for public release: distribution unlimited

17. DISTRIBUTION STATEMENT (of the sharpest entered in Black 26, If diliterant man Report)

IS SUPPLEMENTARY NOTES

19 KEY WORDS (Continue on reverse side if necessary and identify by black number)

Memory Manager, Security Kernel, Operating System Security, Distributed Process, Segmentation, Process Switching, File System, Non-Distributed Process, Protection Domain, Aliasing

This thesis presents a detailed design and implementation of a memory manager for a kernel technology based secure archival storage system (SASS). The memory manager is a part of the nondistributed portion of the Security Kernel, and is solely responsible for the proper management of both the main memory (random access) and the secondary storage (direct access) of the system. The memory manager is designed for implementation on the,

DD , JAN 73 1473 (Page 1) EDITION OF ! HOY SE IS OBSOLETE \$/4 0102-014-6601

SOCUMEN CLASSIFICATION OF THIS PAGEINAM Rate Entered.

ZILOG Z8000 microprocessor in a multi-processor environment. The loop free design structure, based upon levels of abstraction, and a segment aliasing scheme for information confinement are essential elements of the overall system security provided by the SASS.

DD Form 1473 S/N 0102-014-6601

Approved for public release; distribution unlimited.

The Design and Implementation of the Memory Manager for a Secure Archival Storage System

by

Edmund D. Moore Lieutenant Commander, United States Navy P.S., United States Naval Academy, 1970

Alan V. Gary
Lieutenant, United States Navy
B.A., University of Louisville, 1974

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL June 1980

Approved by:

Approved by:

Chairman, Pepartment of Computer Science

Chairman, Information and Folicy Sciences

ABSTRACT

This thesis presents a detailed design and implementation of a memory manager for a kernel technology based secure archival storage system (SASS). The memory manager is part of the non-distributed portion of the Security Kernel, and is solely responsible for the proper management of both the main memory (random access) and the secondary storage (direct access) of the system. The memory manager is designed for implementation on the ZILOG ZECCO microprocessor in a multi-processor environment. The loop free design structure, based upon levels of abstraction, and a segment aliasing scheme for information confinement are essential elements of the overall system security provided by the SASS.

TABLE OF CONTENTS

I.	INT	RODUCTION10
	A.	BACKGROUND12
	P.	FASIC CONCEPTS/DEFINITIONS14
		1. Process14
		2. Process Switching
		3. Protection Domains
		4. Segmentation18
		5. Information Security19
	c.	THESIS STRUCTURE
II.	SEC	URE ARCHIVAL STORAGE SYSTEM DESIGN25
	A.	EASIC OVERVIEW25
	в.	SUPEFVISOR
		1. File Management Process
		2. Input/Output Frocess
	c.	DISTRIBUTED KERNEL
		1. Gate Keeper
		2. Segment Manager4?
		3. Event Manager45
		4. Traffic Controller47
		5. Inner Traffic Controller56
	r.	NON-DISTRIBUTED KERNEL
III.	MEM	ORY MANAGER PROCESS CETAILED DESIGN
	A.	INTRODUCTION54
	В.	DESIGN PARAMETERS AND LECISIONS55

おおおとう かいしょうしゅ

	C.	DATA	BASES	• • • • • •	• • • • • •	• • • • • •	• • • • • •	• • • • • • •	.62
		1.	Global	Active	Segment	: Table	• • • • • •	• • • • • •	.60
		2.	Iocal A	ctive S	egment	Table.	• • • • • •	• • • • • • •	.65
		3.	Alias T	atle	• • • • • •		• • • • • •	• • • • • •	.65
		4.	Memory	Managem	ent Ini	it Imag	e	• • • • • • •	.68
		5.	Memory	Allocat	ion/Dea	llocat	ion Eit	Maps	.71
	D.	BASI	C FUNCT	ions	• • • • • •	• • • • • •	• • • • • •	• • • • • • •	,71
		1.	Create	an Alia	s Entry	7	• • • • • •	• • • • • • •	.74
		2.	Delete	an Alia	s Entry	7	• • • • • •	•••••	,77
		3.	Activat	e a Seg	ment	• • • • • •	• • • • • •		.79
		4.	Deactiv	ate a S	egment.	• • • • • •	• • • • • •		.83
		5.	Swap a	Segment	In		• • • • • •		, 85
		6.	Swap a	Segment	Out		• • • • • •		,90
		7.	Deactiv	ate All	Segmen	its	• • • • • •	• • • • • • •	.91
		٤.	Move a	Segmen t	to Glo	bal Me	mory	• • • • • • •	.94
		9.	Move a	Segment	to Loc	al Mem	ory	• • • • • • •	.96
	1	€.	Update	the MMU	Image.		• • • • • •		,96
	F.	SUMM	ARY	• • • • • •	• • • • • •	• • • • •	• • • • • •		.99
IV.	STAT	us o	F RESEA	RCH	• • • • • •	• • • • • •	• • • • • •	1	.21
	A .	CONO	LUSIONS	••••	•••••	• • • • • •	• • • • • •		.01
	E.	FOLI	OW ON W	OEK	• • • • • •	• • • • • •	• • • • • •	1	le s
APPEN	DIX	AP	LZ/SYS	SOURCE	LISTING	s	• • • • • •	1	.04
APPEN	DIX	PP	LZ/ASM	LISTING	s	• • • • •	• • • • • •	1	.38
APPEN	rigi	cs	WAP_IN	PLZ/ASM	CODE	• • • • • •	• • • • • •	1	52
IIST	OF R	EFER	ENCES	• • • • • •	• • • • • •	•••••	• • • • • •	1	.62
INITI	AL I	ISTR	IBUTION		• • • • • •	• • • • • •	• • • • • •	1	.64

ŧ

LIST OF FIGURES

1.	SASS System
2.	SASS Abstract System Overview
3.	Virtual File Hierarchy34
4.	File Manager Known Segment Table
5.	Security Kernel Pesign40
6,	Known Segment Table43
7.	Active Process Table48
٤.	Virtual Processor Table51
9.	SASS Fardware System Overview
10.	Global Active Segment Table61
11.	Alias Table Creation64
12.	Local Active Segment Table66
13.	Alias Table67
14.	Memory Management Unit Image?
15.	Memory Allocation/Deallocation Map72
16.	Memory Manager Mainline Code75
17.	Create_Entry Pseudo-Code76
18.	Delete_Entry Fseudo-Code
19.	Activate Pseudo-Code
20.	Deactivate Pseudo-Code
21.	Swap_In Pseudo-Code89
22.	Swap_Out Fseudo-Code92
23.	Peactivate 411 Pseudo-Code

24.	Move_To_Global Pseudo-Code) 5
25.	Move_To_Local Pseudo-Code9	}7
26.	Update Pseudo-Code	;8
27.	Success Codes	, E

発する。

Transfer To

ŧ

ACKNOWLEDGEMENTS

This research is sponsored in part by the Office of Naval Research Project Number NR 337-025, monitored by Mr. Joel Trimble.

The support and assistance of Lt.Col Roger Schell, Professor Lyle Cox, Lcdr. Steve Reitz, and lab technicians Mr. Fob McTonnell and Mr. Mike Williams were greatly appreciated. Special thanks go to Barbara Gary for her undivided support, assistance, and patience.

I. INTRODUCTION

This thesis addresses the design and partial implementation of a memory manager for a member of the of secure, distributed. multi-microprocessor operating systems designed by Richardson and O'Connell [1]. The memory manager is responsible for the secure management of the main memory and secondary storage. The memory manager design was approached and conducted with distributed processing, multi-processing, configuration independence, ease of change, and internal computer security as primary goals. The problems faced in the design were:

- Developing a process which would securely manage files in a multi-processor environment.
- 2) Ensuring that if secondary storage was inadvertantly damaged, it could usually be recreated.
- 3) Minimizing secondary storage accesses.

- 4) Proper parameter passing during interprocess communication.
- 5) Developing a process with a loop-free structure which is configuration independent.
- 6) Designing databases which optimize the memory management functions.

The proper design and implementation of a memory management process is vital because it serves as the

interface between the physical storage of files in a storage system and the logical hierarchical file structure as viewed by the user (viz., the file system supervisor design by Parks [2]). If the memory manager process does not function properly, the security of that system cannot be guaranteed.

The secure family of operating systems designed by Richardson and O'Connell is composed of two primary modules, the supervisor and the security kernel. A subset of that system was utilized in the design of the Secure Archival Storage System (SASS). The design of the SASS supervisor was addressed by Parks [2], while the security kernel was addressed concurrently by Coleman [3]. The SASS kernel design is composed of two parts, the distributed kernel and the non-distributed kernel. The design of distributed kernel was conducted by Coleman [3], processor management was implemented by Reitz [4]. presents the design and implementation of thesis non-distributed kernel. In the SASS design. the non-distributed kernel consists solely of the memory ranager.

The design of the memory manager and its data bases was completed. The initial code was written in PLZ/SYS, but could not be compiled due to the lack of a PLZ/SYS compiler. A thread of the high level code was selected, hand compiled into PLZ/ASM, and run on the Z8000 developmental module.

The PIM/ASM thread listing is presented as a computer program appended to this thesis.

A. BACKGROUND

Operating systems were initally developed during an era when hardware was a scarce and expensive resource, while software was relatively inexpensive. The initial system design technique begin with the hardware was to configuration and to build the operating system upon it. The "bottom up" design technique was practical, but it made the operating system extremely hardware dependent. Eardware configuration changes would often force a major software redesign, but as long as hardware costs were dominant. software modification was the logical alternative. As the functions required of the operating system increased, new procedures were haphazardly added to the operating system, often introducing new problems. Maintenance and debugging of the operating system became extremely cumbersome and time consuming.

The increased usage of computers in such fields as finance and sensitive information handling uncovered a serious problem with most operating systems. Information stored within a computer system was generally quite accessible to anyone who had a working knowledge of operating system design and structure, regardless of any

ad-hoc attempts to provide internal computer security. Data stored in information systems, with security added in, could not be certified as being totally secure[14].

Recent technological developments have reversed computer design environment. economics of the Microprocessors have become abundant. powerful, inexpensive. The relative cost of software. the otherhand, has steadily increased until it now dominates the overall cost of a computer system. This reversal has two basic implications. First, software must be treated as the expensive commodity. Software developed should therefore be logical, easy to read, relatively maintenance free, and easy to debug. Second, more powerful hardware can be used perform functions previously performed with software, and thus hardware (multiprocessors) can be utilized to achieve overall system speed roals.

l

The SASS was developed utilizing a "top down" design technique, with information security as a primary design issue. Security was designed into the system tased upon the security kernel concept [5]. The security kernel provides a secure environment by ensuring that just one element of the system (the security kernel) is sufficient to provide the internal system security. All accesses of data stored within the computer system must be validated by the security kernel.

B. BASIC CONCEPTS/DEFINITIONS

1. Process

Organick [6] defines a process as a set of related procedures and data undergoing execution and manipulation, respectively, by one of possibly several processors of a computer. The process is a logical rather than a physical entity, and can be viewed as a set of related procedures and data (referred to as the process' address space) and a point of execution within that address space. Each process may have associated with it such logical attributes as a security class authorization and a unique identifier. In order to execute, the process must be mapped onto (bound to) a physical processor within the computer system.

A process may exist in one of three states: blocked, ready, or running. When in a blocked state, the process must wait for the occurrence of some event before execution can continue (for example, an access of secondary storage). When the event for which a blocked process is waiting occurs, the process is placed into the ready state which indicates that the process can run when a processor is available to be assigned to it. The process is in the running state when it is executing on a processor.

Process Switching

when a process is blocked, the physical processor upon which it is scheduled is idle. For efficiency reasons, it makes sense to freeze that process, save the execution point (program status registers, program counter, execution stack) and the address space, and then schedule another process to run on that processor. This is referred to as process switching (or multiprogramming), and is an important aspect of a distributed operating system. The overall system, such as SASS, can be viewed as a set of cooperating processes that interact to perform the intended functions.

Efficient process switching can only be achieved with the support of some hardware switching mechanism that will unload the blocked process' address space, and load the address space of the scheduled process. Some systems have a DFR (descriptor base register) which is used to point to a list of multiple address spaces (one per process) which exists in memory. Thus to change an address space, the DFR need only be changed. The SASS utilizes a Z-8000 supporting hardware device entitled a Memory Management Unit (MMU) to allow efficient process switching. The MMU consists of a set of registers (64 or 128 in the SASS design) which contain the process' address space. Thus process switching would involve the switching of control to another hardware MMU (if a hardware MMU were available for each process), or

alternately loading a software MMU image (which is always kept current) into the MMU whenever a process switch is required. The SASS currently maintains a software MMU image for each process.

3. Protection Domains

A user's process executing on a computer system has an address space which includes the user provided procedures and data, and also those portions of the distributed operating system which are required to support execution of his program. To maintain system integrity and security, it becomes mandatory to protect the operating system from being altered or manipulated by the user's procedures. To achieve this, the process' address space is divided into a set of hierarchical domains which ensure that the segments of the operating system are protected from the user. Since the top down design of the operating system provides a strict hierarchal structure, the domains of the operating system are also hierarchical in structure (viz., are protection rings). In the design of the secure operating system family. three domains were defined: the user, the supervisor, and the kernel.

Operating system segments which manage the actual shared physical resources reside in the kernel. The kernel is the most privileged domain of the address space. It can be envisioned as a mini-operating system that does all the

resource management. The security kernel segments (executable) can only be accessed within the kernel. Global (system wide) data bases are restricted to access by only the security kernel to prevent the possibility of an unauthorized inter-process leakage of information [7].

The supervisor domain resides between the most privileged kernel domain and the least privileged user domain. The supervisor contains those segments of the operating system which are required to provide such common services as creating a hierarchical file system. The supervisor deals with the logical entities (segments) as viewed by the user, and manages these segments by calls to the kernel. To preserve the integrity of the file system, the user is placed in the least privileged domain, and can communicate directly with the supervisor only.

Multiple protection domains may be implemented via either a hardware and/or a software ring structure. A hardware implementation is more efficient, however the VLSI microprocessors currently being manufactured provide for only two protection domains. The present design of the SASS requires two domains, separating the supervisor and the security kernel. The Z8000 microprocessor provides the SASS with the hardware ring structure ty providing two execution modes, the system mode and the normal mode. The kernel executes in the system mode and thus has access to all segments, machine instructions, and hardware facilities. The

supervisor executes in the normal mode, and thus only has access to a subset of the instruction set and segments. The supervisor does not have access to those instructions which manipulate the system hardware, such as special I/O and execution mode control instructions.

4. Segmentation

A segment is a logical grouping of information such as a procedure, array, or data area [6]. The address space of a process consists of those segments that may be addressed by that process. Segmentation is the management of those segments within the address space. In order to address a specific location within a segment two dimensions are required, an identification of the segment (e.g., segment number) and an offset from the base of the segment.

Each segment may have several logical attributes associated with it. These attributes can include segment size, classification, and access permitted (read, write, execute). The physical attributes of a segment include the current base address, and whether or not the segment is "in core". The segment's attributes and its physical location in memory are contained in a segment descriptor. The segment descriptors for a process are often contained in a descriptor list (viz., an MMU image for the SASS) to facilitate the memory management of its address space.

Segmentation permits multiple processes to share a single segment and to avoid the requirement of maintaining duplicate copies in memory. This eliminates the possibility of having conflicting data when multiple copies of the same segment are maintained. Segmentation also enables the enforcement of controlled access to a particular segment, since each process can have different access (read/write) to stored segments. This capability of enforcing controlled access is crucial to security.

Segmentation provides a mechanism for the virtualization of memory (although not provided in the SASS). If a user requests access to a segment to which he has access rights, and that segment is not in main memory, a memory fault will occur which will cause that segment to be loaded into main memory (another segment may have to be moved to secondary storage to make room). Thus to the user, the size of main memory is virtualized into the size of the process' address space.

5. Information Security

11

As previously stated, there is an ever increasing demand for a computer system to provide for the secure storage of information. This security cannot be added to an existing operating system with a large degree of confidence that the resulting security system cannot be avoided or bypassed. In order to be demonstrably adequate, security

must be designed into the operating system, and must be part of the cornerstone upon which the operating system is built.

There are two basic aspects of information security, external security and internal security. External security prevents an infiltrator from getting to the object in which the desired information is stored. This can be of such form as a fence, a safe, a sentry, or a guard dog. If an infiltrator manages to penetrate these external security measures, he then has access to the desired information. Internal controls would consist of those security measures internal to the computer which impede and if effective, prevent a compromise of information. If the internal controls function properly, information is provided and exchanged only with the users who are explicitly authorized access to that information. Many information systems are required to store and access information of different security levels (e.g., secret files interspersed with confidential and unclassified). The internal security of such a "multilevel" system must permit users and information to exist simultaneously at different security levels, and also ensure that no unauthorized accesses intentional or unintentional) are permitted. The SASS was designed to provide a multilevel secure storage environment.

The data to be stored in a secure information system can be looked upon as a set of logical objects such as files or records. Associated with each of these objects is a set

of subjects which have access rights to that object. These access rights may include read access, write access, or a combination thereof. The non-discretionary security policy involves checking the object's access class (oac) with the subject's access class (sac) to ensure that they are compatible. The access permitted is defined in a lattice model of secure information flow [9] as follows:

sac = oac, read and write access permitted
sac > oac, read access permitted
sac < oac, no access permitted</pre>

The government security classification system provides an example of a non-discretionary security policy. A user with a security clearance of confidential is authorized read and write access to a confidential file (sac = oac), and he has read access (but not write) to an unclassified file (sac > oac). This restriction on write access is to prevent the inadvertant writing of confidential data into an unclassified file to which the subject may have simultaneous access (this property is often referred to as the *-property [10]). Finally, the confidential subject does not have access to any secret files (sac < oac).

The discretionary security policy involves checking the subject against an object's acress control list (ACL'. The subject only has access to an object if he is included in its ACL. This policy is analogous with the government's "need to know" policy, which precludes a subject with a

secret clearance from having access rights to all information within the system. He may access only that for which he has a "need to know". The discretionary security policy thus allows the users of the system to specify who has access to their files. Ιt 15 noted that the discretionary security policy is a refinement the security policy, and never permits a violation non-discretionary security policy in effect.

1

The SASS was designed with the internal non-discretionary security to be provided by the kernel. Discretionary security is provided by the supervisor system. The security kernel is based upon a mathematical model which has been proven correct. mathematical model implements the system's security policies.

The security kernel design has three prerequisites in order to provide a secure environment: 1) the kernel must be isolated to ensure that it cannot be modified either intentionally or inadvertantly. This is to ensure that the behavior of the kernel cannot be modified. 2) Each and every attempt to access data within the system must invoke the kernel. 3) The kernel's correctness must be we ifiable. This implies that the mathematical model must be proved and demonstrated as secure, and that the kernel implements this model.

C. THESIS STRUCTURE

This thesis presents the detailed design of a memory management process for the SASS. The top down design technique was utilized. with levels of abstraction used to reduce the design complexity. The high level language utilized was PIZ/SYS, which was designed to be compatible with the Z8001 microprocessor. PLZ/SYS is a block structured language Similar to PASCAL. The compiler which compiles from PIZ/SYS to the Z8201 instruction code is still in the developmental stage at ZILOG. INC. The PIZ/STS code had to therefore be "hand compiled" (viz..translated to the PIZ/ASM assembly language) in order to run, test, and debug the code. Some of the procedures in the lower levels of design (those which use privileged instructions to directly manipulate the system hardware) must be directly coded using the assembly code FLZ/ASM. These procedures were declared external to the Memory_Manager_PLZ/SYS_Module and are coded in the Memory_Manager_PLZ/ASM_Module.

Chapter II of the thesis presents an overview of the SASS at its current stage of development. The design of the memory management process, and the concurrent implementation of the distributed kernel processor management by Reitz [4] refined the original design of Parks and Coleman. Future work in the SASS will most likely require some refinement of the present design.

Chapter III presents the detailed design of the memory manager module. This chapter emphasizes why certain design features were chosen, and how they were implemented in this design.

The final chapter presents the status of research to date, and attempts to identify what follow-on work is required. The PLZ/SYS code module and the PLZ/ASM code module are presented as appendices.

A COLUMN TO THE PARTY OF THE PA


II. SECURE ARCHIVAL STORAGE SYSTEM DESIGN

This chapter presents an overview of the SASS in its current state of development. It is a summation of the original design efforts, and reflects refinements of those original designs. This overview is necessary in order to fully understand the interrelationship between the memory manager and the overall system design. It also provides a current base for further SASS development.

A. BASIC OVERVIEW

The purpose of the SASS is to provide a secure archival file storage medium for a variable number of host computers. The key design goals of the SASS Were multi-level internal computer security and controller sharing of data among authorized users.

Figure 1 provides an example of how the SASS could be used. In this example, there are four host computers which reside in four separate rooms (consider each of these computers to be microcomputers, although any computer could be utilized). Each of the four hosts are used to create and manipulate files of fixed predetermined security classification. For example, all files created by host #2 are classified secret. Host #2 cannot create top secret.



RESERVED TO THE RESERVED TO TH

Figure 1. SASS System

confidential. or unclassified files (nor can he access top secret in this example). Access to each of these rooms is physically controlled to ensure that only personnel with the proper security clearance are authorized access. None of the host systems have a permanent local file storage device, and all are hard-wired to an I/O port of the SASS.

.

Each host controls the access to its I/O ports (host #4 illustrates the multi-level host connection currently required by the SASS). The physical protection of the hard-wire is assummed to be adequate to minimize the possibility of such malicious activities as wire tapping or emanations monitoring. Once a user of the host system completes his work, he can permanently store his file on the SASS, which is contained in the fifth room of figure 1 (view the SASS as an Z8601 microcomputer with access to secondary storage devices). To gain access to a file, the user or O/S of the host system must request the SASS to provide him with that file. This implies that if a malicious user gains access of the confidential nost system, he still cannot access files of a higher classification.

The SASS must be capable of performing three basic functions in this environment. These functions are: 1) store a file for a host system, 2) retrieve a file for a host system, and 3) ensure that the files are made available only to authorized users. The required capability of file storage and retrieval implies that processes must exist for

each host system to perform file management and data transfer on behalf of that host. To ensure the security of the stored information, the SASS must ensure that the user of a specific host system may only address the files to which he has access. The SASS achieves the desired environment through a distributed operating system design which consists of two primary modules, the supervisor and the security kernel (the security kernel actually consists of distributed and non-distributed portions). Each host system, which is hardwired to the SASS, communicates with its own I/O process and file manager process in the SASS itself.

The supervisor is responsible for the SASS-host system interface. It constructs and manages a hierarchical file system for its host, based upon the files which the host has submitted, and controls the actual I/O (both data and commands) between the SASS and the host system. The supervisor is built upon the security kernel and performs the host's requests (file storage, file retrieval, I/O) by calls to the security kernel. These calls must be validated (by a gate keeper module in the SASS design) before the security kernel function is invoked.

The SASS security kernel consists of a distributed and non-distributed kernel. The distributed kernel is distributed to (viz., is in the address space of) every process, and is responsible for the multiplexing of the

several processes onto the actual hardware processor(s', enforcing the non-discretionary security policy, and providing the synchronization primitives for inter-process communication. The non-distributed kernel consists of the memory manager process which is responsible for the secure management of both main memory and secondary storage. Each hardware processor must have its own memory manager (ergo, non-distributed kernel) in the SASS design.

An abstract system overview of the SASS is presented in figure 2. Four levels of abstraction were utilized to simplify the design and understandability of the system.

Level & consists of the system hardware which includes the Z8601 microprocessor, the local and global memories, and secondary storage. The SASS is designed to operate in a multi-microprocessor environment, therefore each CPU is assigned its own local memory (to which it alone has access' in which it can store process local segments. The system contains a global memory, which every CPU may access. Segments to which a user process has write access must be corred in global memory if more than one process has simultaneous access to that segment. This is to ensure that all processes access the current copy of that shared writable segment. The basic storage policy is to store every segment within local memory if at all possible. This is to be bus contention between processors, which access global memory, to a minimum.




Figure 2. SASS Abstract System Overview

1 consists of the distributed and non-distributed kernel. The kernel is placed in (executes in) the most privileged domain (system mode) of the Z8001 to ensure that it is protected from any manipulation (either malicious or inadvertant). The kernel controls all access to the system hardware by maintaining all privileged machine instructions within its domain. Only the kernel may access these instructions. The distributed kernel is responsible creating a virtual processor environment and enforcing the non-discretionary security policy. It multiplexes processes onto virtual processors and then multiplexes these virtual processor(s) onto the actual hardware processors. non-distributed kernel consists of the memory manager and is responsible for the secure management of both main memory and secondary storage.

Level 2 consists of the supervisor, which resides in the less privileged domain (normal mode) 0f the 23001 microprocessor. It has access to ali the instructions with the exception of those which manipulate system hardware. The supervisor must request the kernel to move segments into and out of memory and secondary la software assisted storage via the gate keeper ring-crossing mechanism). The supervisor consists surrorate processes for each host, the I/O (input/output) process and the FM (file management) process. By utilizing the I/O and FM processes the supervisor is able to provide

and manage a virtual file hierarchy for each host system. Each host system has I/O and FM processes created and assigned at system generation. They are not dynamically created or deleted. The supervisor ensures that each segment's discretionary security is enforced.

Level 3 consists of the host computer systems. These systems are hardwired to the I/O ports of the Z8000. The hosts communicate with the SASS via system protocols over a communication link. Any computer system could serve as a host, with each host supporting multiple users.

B. SUPERVISOR

Each host system is assigned the dedicated services of a pair of supervisor processes at system generation. These processes are the I/C and FM processes. The FM process and the I/C process communicate with each other via a shared segment entitled the "mailbox". This communication is synchronized via the kernel synchronization primitives which act upon eventcounts and sequencers [12]. A virtual file system is created and maintained for each host by its FM and I/O processes.

1. File Management Process

The FM process is responsible for the management of the host's virtual file system within the SASS. The FM

process interprets all the host commands and acts upon them in conjunction with the I/O process.

The user of the host system views his stored data (within the SASS) as a hierarchy of files. Figure 3 provides an example of such a hierarchical file structure. To specify a particular file, a pathname is required. The pathname is simply a concatenation of the file names (given to each file by the user at its creation) starting at the "roct" directory and proceding sequentially to the desired file. The user is required to submit a pathname with each command sent to the SASS. The five basic actions to be performed upon files at this level are: 1) to create a file (data or directory). 2) to delete a file, 3) to read a file (data or directory). 4) to initiate or modify file attributes (size, classification, access permitted), and 5) to Store (write) a file.

The FM process is required to convert the pathname provided by the user, into one or more segment numbers. This is necessary because the notion of a file is not known within the kernel. All files are composed of segments, and must be referenced as segments within the kernel for manipulation and management. The FM process must also provide appropriate command handlers to ensure that the user's requested action is properly carried out.

The SASS permits a host to read or write the files of another host, at the same security level, if




Figure 3. Virtual File Hierarchy

discretionary access is permitted. Files of a lower classification may be read only (if discretionary access is permitted). This file sharing is achieved by creating a link between the two file hierarchies. This link is entered into a directory file of the host, and is constructed in the same manner as a pathname (viz., it is a concatenation of filenames). The kernel enforces a read only access to the lower classified files, which prevents the possibility of writing data (through a link) of a higher classification into a file of lower classification.

The database utilized by the FM process to manage the host's files is the FM Krown Segment Table (FM_KST). The FM_KST is a list of those segments which are known to (viz.. within the address space of) the FM process. Figure 4 provides an example of the FM_KST structure.

Path Name	Seg_#	Access Mode	Use
Host_1>Adams>File_C	50	R	N
Host_2>Green>Dir_1	44	W.	Y
Host 1>Smith>File_1	22	W	N
Host_1>Smith>Link_1	44	R	Y
	•		
	•		
	•		
	•		
	•		

Figure 4. File Manager Known Segment Table.

with that segment's pathname. Once the segment is known, the desired user action can be carried out.

The user requests to create or delete files are simply passed to the appropriate kernel procedure, via the gate keeper, by the FM process (after a discretionary security check). No entries are added or deleted from the FM_KST during create or delete requests (they invoke kernel primitives which add or delete entries from a kernel data base).

Should the FM process request that a segment be swapped into memory and memory is full, an error code will be returned to the FM process from the kernel (it is noted that this is a per process memory allocation, thus the memory state cannot be affected by its use by other processes). The FM process will then select a segment to be removed from core to make room for the desired segment. The current design calls for the invocation of a least recently used algorithm (IRU) which makes use of the FM_KST "used" field to determine the least recently used segment for swap out.

1

Discretionary security is enforced in the discretionary security module of the FM process. An access control list (ACL) is maintained for each file within the file hierarchy. The ACL is simply a list of authorized users (a refinement of non-discretionary security) which is checked for each access to that file. The discretionary

security module also performs the housekeeping functions for the file's ACL. These functions include the addition of a ACL entry, the deletion of an ACL entry, and the initialization of an ACL for a new file.

It is noted that the original design of the FM process contained a memory manager procedure. This was necessary because the original SASS design called for the partitioning of memory such that each supervisor maintained his own core. The FM memory manager managed this virtual core by calls to the kernel via the gate keeper (swap_in.swap_out). The current design of the non-distributed kernel includes memory allocation and thus has removed the need for the supervisor to manage its own virtual core. Because of this, a FM memory manager is not required.

2. Input/Output Process

The I/O process is responsible for all the input and output between the supervisor and the nost computer system. The I/O process receives its commands from the F^{M} process via the shared mailbox segment.

Data is transferred between the host systems and the SASS in fixed size "packets". There are three basic types of packets, a synchronization packet, a command packet, and a data packet. Protocols exist for the reliable transmission and receipt of the packets by both the SASS and the host systems. The current design calls for the use of

multi-packet protocols, which allows the sender to send several packets before he receives a receipt.

The original design of the I/O process contained a Memory Manager procedure for the same reasons as the FM process. This procedure is no longer required due to the design of the non-distributed kernel.

C. DISTRIPUTED KERNEL

The initial design of the security kernel as presented by Coleman [3], has been developed by Reitz [4] and the work presented here. The primary refinements have been block/wakeup [3] replacement of рх event counts. the inclusion 0 5 an event manarer which contains the synchronization primitives, and the trarsfer 0.5 MMIJ management to the memory manager. Figure 5 provides an overview of the security kernel design.

1. Gate Keeper

l é

11

The gate keeper is a software ring crossing mechanism which is utilized to ensure that the security kernel is isolated and tamperproof. The major issues of the gatekeeper design are: 1) to provide a mode switching mechanism for switching from normal (supervisor) mode to system (kernel) mode 2) to mask hardware preempt interrupts in the kernel, and 3) to check for "virtual"




Figure 5. Security Kernel Design.

software preempt interrupts when leaving the kernel. The gate keeper provides the sole entry point into the kernel domain, validates the request and its arguments, and transfers the request to the appropriate kernel procedure. If the gate keeper encounters an error, it returns an appropriate error code without invoking the kernel.

The gate keeper uses a parameter table to validate the user's request (call by value only). This table contains the number of parameters required by each kernel function (create_segment.delete_segment, etc.), the type of each parameter, and the type of each return parameter. If an error is discovered during the validation process, it sets the return message to an error code. If the request is valid, the gate keeper calls the appropriate kernel module.

The gate keeper is a trap handler. The supervisor puts an argument list and space for a return message in a segment (or processor registers) within the supervisor's domain. When the gate keeper is invoked, it must first save the supervisor processor registers and then retrieve the argument list (via an argument list pointer register). The arguments are validated and if correct, passed to the appropriate kernel module.

THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAM

When the kernel completes action taken upon the user request, it returns to the gate keeper. The gate keeper then copies a return message into the return argument (that is returned to the supervisor's domain), restores the

supervisor's environment, unmasks the interrupts; and makes a trap return back to the supervisor (viz., changes the mode back to normal).

2. Segment Manager

The segment manager is responsible for the management of the segmented virtual memory. There are six functions which the segment manager is called upon to perform. These functions are: 1) to create a segment, 2; to delete a segment, 3) to make a segment known, 4) to make a segment unknown (terminate), 5) to swap a segment into core, and 6) to swap a segment out of core.

The segment manager uses the Known Segment Table (KST) as its data base to manage segments. The KST is a process local hernel data base which contains entries for all the segments which the process has made known. Figure 6 provides an example of the KST structure. The KST size is fixed at system generation. It is indexed by segment numbers which are assigned by the segment manager. When a segment is made known, a "handle" (the concatenation of the Global Active Segment Table (G_AST) index and the segment's unique identification) is returned to the segment manager by the memory manager. The handle is a system wide unique identification that is assigned to each active segment (viz., active in the G_AST). The KST provides the mapping mechanism for converting the segment number into the

Segment_#

MM_Eandle	Size	Access Mode	In Core	Class

Figure 6. Known Segment Table.

segment's unique handle. The use of the unique handle by the memory manage. is what permits the controlled sharing of segments by concurrent processes. Any process which requests to make a specific segment active will always be returned that segment's unique handle. Thus any one segment may exist within the address space of several processes (with a different segment number in each process) while residing in one location in memory.

The SIZE field of the KST represents that segment's size. Segments exist in multiples of 256 bytes due to Z-8000 MMU hardware constraints. An upper bound upon the segment size is fixed at system generation by the design parameter max_segment_size. This is limited to 65K bytes by hardware. The ACCESS_MOTE field states the access authorized to the segment (read, write) by this process. The IN_CORE field is set when a process successfully requests the segment to be swapped into core. The CLASS field is used to give the access class (e.g., secret, confidential) of the segment.

The usual sequence of invoking the segment manager functions (by the supervisor) would be as follows: 1' Create_Segment (this will invoke the memory manager to assign a unique identification to the created segment'. 2' Make_Known, which will place the segment into the KST, and 3' Swap_In, which will move the segment from secondary storage to main memory. To remove a segment from main memory

to secondary storage, the order would be 1) Swap_Out, 2) Make_Unknown, and 3) Delete_Segment.

3. Event Manager

The event manager provides the kernel synchronization primitives that are used for the synchronization of concurrent processes in the supervisor of the present SASS design. The synchronization mechanism used is that of eventcounts and sequencers, first proposed by Reed and Kanodia [10]. The use of eventcounts and sequencers allows the ordering of events to be controlled directly by the processes involved, rather than to depend upon mutual exclusion mechanisms such as semaphores. The actual eventcounts are maintained in the memory manager module as they are a system wide entity and are not process local.

Reed and Kancdia define an eventcount as an object that keeps a count of the number of events in a particular class that have occurred so far in the execution of the system. The event observed can be anything from the input of data to the system, to writing a particular segment. The eventcount can be viewed as an integer value, which is incremented with each occurrence of the observed event. The primitive ATVANCT(X) is used to signal the occurrence of a particular event, and causes the eventcount X, associated with that event, to be incremented. The primitive REAT(X) will return the value of the eventcount X. The primitive

ANAIT(X,n) will suspend the calling process until the value of eventcount X is greater than or equal to the integer value n.

A sequencer can be defined as an abstract te utilized to totally order the events of a particular class. The basic purpose of the sequencer provide a means to determine an ordering of a set of occurences of a particular event. Like the eventcount, sequencer can be viewed as an integer value incremented each time the primitive TICKET(S) is called. The TICKET primitive is based upon the ticket muchines often in barbershops and ice cream stores. When a customer enters, he takes a ticket, from which the order and whom will be served rext arrived first determined.

Carlo Carlo

The use of eventcounts and sequencers рy the can be illustrated as follows. Suppose that is currently being updated р'n process segment A Eventcount A currently has the value of 9 (the eventcount associated with the reading of segment A). Process desires to read segment A, so he obtains a ticket by utilizing the TICKET primitive associated with segment returned by TICKET is 10. Process two now calls upon the primitive, AWAIT(A,10), which will suspend process until eventcount A is valued at 10. Then process one two completes his update, he will execute ADVANCE(A), which will increment eventcount A to the value of 10. This will allow the AWAIT(A.10) to return to process two, which will then be allowed to read segment A.

4. Traffic Controller

The traffic controller performs the function of scheduling processes to run on virtual processors. The traffic controller could be designed to schedule processes to run directly on the hardware processors, but in this design, Reed's [11] notion of a two level traffic controller was utilized. Thus the processes are first multiplexed onto virtual processors by the traffic controller. The virtual processors are then multiplexed onto the actual hardware processors by the inner traffic controller.

A virtual processor is an abstract data structure which preserves all the attributes of a process in execution on a processor (i.e., an execution point and ar address space). Multiple virtual processors may exist for a single physical processor. The Active Process Table (APT) is the data base utilized by the traffic controller to contol and manage the multiplexing of processes onto virtual processors. Figure 7 provides an example of the the APT.

The APT is a fixed sized table which contains an entry for each process of the SASS (the processes are created at system generation). Because of the design decision not to create or destroy pro esses after system

Process_Index

DBR	Priority	State	Next_Ready Active_Process
	,		

Figure 7. Active Process Table.

generation, the initial entries into the APT will be active for the life of the system. The index into the APT is the PROCESS_ID.

The traffic controller uses the PRIORITY field of the APT to determine which process to schedule for execution on each virtual processor. The STATE field contains that process' current state (running, blocked, or ready). The DBR (descriptor base register) field of the APT provides the address of the MMU image for that process. The Next_Ready_AP field is a pointer which contains the index of the next process which is in the ready state.

The design simplification choice of always having a process running on the virtual processors, introduced the notion of an idle process for each virtual processor. The idle process is loaded onto a virtual processor and placed into the running state whenever the number of available virtual processors exceeds the number of ready or running processes (excluding the idle process). The idle process is of the lowest priority, and will only run if no other process can be loaded. It is incapable of blocking itself, and thus must always be in either the running or ready state.

When a virtual processor becomes available, the traffic controller will be invoked to schedule the highest priority ready process which may run on that particular virtual processor. If no process is ready, the Idle process

is scheduled. The Idle process provides a means to guarantee that a ready process will always be found, and that the Traffic Controller cannot be exited without scheduling a process.

5. Inner Traffic Controller

The purpose of the inner traffic controller is to provide the multiplexing of the virtual processors onto the actual system processor(s), and to provide the kernel primitives for inter-process communication within the kernel (Signal and Wart). In the SASS design, each physical processor has a fixed set of virtual CPU's that it multiplexes. The primary data base utilized by the inner traffic controller is the Virtual Processor Table (VPT). Figure 8 provides an example of the VPT.

The VPT is indexed by the Virtual_Processor_II. The DBR, PRI, and the STATE fields are used in the same manner as those fields in the APT. The Idle_Flag simply indicates that the idle process is loaded on that virtual processor. The Preempt flag indicates that a virtual preempt interrupt has been directed to that virtual processor. The Phys_Processor is a fixed field that indicates which hardware processor that virtual processor is scheduled to run on. The Next_Ready_VF is a pointer to the index of the next ready virtual processor in the VPT for this CPM.

In his original design, Coleman [3] tasked the inner

-VP_ID

; ,

DBR	Pri	State	Idle Flag	Preempt Flag	Phys Proc	Next Rdy_VP	Msg List

Figure 8. Virtual Processor Table.

Memory Management Units (which contain the process' address space and its attributes) and the MMU software images. In the present design, this function has been assigned to the memory manager. When the inner traffic controller unloads a processor, it simply writes the MMU into the MMU image in order to save the segment usage information. To load a process, it writes the MMU image into the MMU. The memory manager insures that the MMU image is kept current by updating the images whenever a segment is swapped in or swapped out of memory.

The kernel synchronization primitives of SIGNAI and WAIT are maintained within the inner traffic controller. These primitives are used by virtual processors within the kernel domain to synchronize with other virtual processors within the kernel domain.

D. NON-DISTRIBUTED KERNEL

A CANADA CANADA

The SASS non-distributed kernel is composed solely of the memory manager process. Fach physical processor has associated with it, its own dedicated memory manager process. The purpose of the process is the proper and secure management of the main memory (both local and global), and secondary storage. The actual transfer of segments from main memory to secondary storage and vice-versa, is controlled by

the memory manager process. The primary data base utilized by the process is the Active Segment Table. Chapter 3 provides a detailed description of the process' functions and data bases.

III. MEMORY MANAGER PROCESS DETAILED DESIGN

A. INTRODUCTION

.;

The memory manager is responsible for the management of both main memory (local and global) and secondary storage. It is a non-distributed portion of the kernel with one memory manager process existing per physical processor. The manager is tasked (via signal and wait) to perform memory memory management functions on behalf of other processes in system. The major tasks of the memory manager are: 1) the allocation and deallocation of secondary storage. 2) the allocation and deallocation of global and local memory. 3) segment transfer from local to global memory (and vice versa), and 4) segment transfer from secondary storage main memory (and vice versa). There are ten service calls (via signal) which task the memory manager Process to perform these functions. The ten service calls are:

CREATE_ENTRY
DELETE ENTRY
ACTIVATE
DEACTIVATE
SWAP_IN
SWAP_OUT
DEACTIVATE_ALL
MOVE_TO_GLOPAL
MOVE_TO_LOCAL
UPDATE


Upon completion of the service request, the memory manager returns The results of the operation to the waiting process

(via signal). It then blocks itself until it is tasked to perform another service. The hardware configuration managed by the memory manager process is depicted in figure 9. The shared data bases used by all memory manager processes are the Global Active Segment Table (G_AST), the Alias Tatle, the Disk Bit Map, and the Global Memory Bit Map. The processor local data bases used by each process are the local Active Segment Table (L_AST), the Memory Management Unit Images and the Local Memory Bit Map.

F. DESIGN PARAMETERS AND DECISIONS

Several factors were identified during the design of the memory manager process that refined the initial kernel design of Coleman[3]. The two areas that were modified, were the management of the MMU images and the management of core memory. Both of these functions were managed outside of the memory manager in the initial design. The inclusion of these functions in the memory manager process significantly improved the logical structure of the overall system design. Additional design parameters were established to facilitate the initial implementation. These design parameters resd to be addressed before the detailed design of the memory manager process is presented.

It was decided to make the block/page size of both main memory and secondary storage equal in size. This was to



simplify the mapping algorithm from secondary storage to main memory (and vice versa). In the initial design the block/page size was set to 512 bytes.

The size of the page table for a segment was set at one page (non-paged page table). This was to simplify implementation, and had a direct bearing on the maximum segment size supported in the memory manager. For example, a page size of 256 bytes will address a maximum segment size of 32.768 bytes, while a page size of 512 bytes will address a segment size of 131.272 bytes.

The size of the alias table was set to one page (non-paged alias table). The number of entries that the alias table will support is limited by the size of the page table (viz., a page size of 512 bytes will support up to 46 entries in the Alias Table).

In the original design, the main memory allocation was external to the memory manager. This was due to the partitioned memory management scheme outlined by Parks[2] and Coleman[3]. In the current design, all address assignment and segment transfer are managed by the remory manager. This design choice enhanced the generality of the design, and provided support for any memory management scheme (either in the memory manager or at a higher level of abstraction). However, the current design still has a maximum core constraint for each process.

American programme and the contract of the con

Dynamic memory management is not implemented in this design. Each process is allocated a fixed size of physical core. Fowever, it is not a linear allocation of physical memory. The design supports the maximum sharing of segments in local and global memory. All segments that are not shared, or shared and do not violate the readers/writers problem will reside in local memory to eliminate the global bus contention. The need to compact the memory (tecause of fragmentation) should be minimal in this design due to the maximum sharing of segments. If contiguous memory is not available, the memory manager will compact main memory. After compaction, the remory can be allocated.

The design decision to represent memory as one contiguous block (not partitioned) was made to support a dynamic memory management scheme. Without dynamic memory management, the process' total physical memory can not exceed the systems main memory. The supervisor knows the size of the segments and the size of the process' virtual core, therefore it can manage the swap in and swap out to ensure that the process' virtual core has not been exceeded.

In the original design, the user's process inner-traffic controller maintained the software images of the memory management unit. This design required the memory manager to return the appropriate memory management data (viz., segment location) to the kernel of the user's process. In the current design, the software images of the MMU are

maintained by the memory manager. A descriptor base pointer is provided for the inner-traffic controller to multiplex the process address spaces. The MMU image data base does not need to be locked (to prevent race conditions) due to the fact that process interrupts are masked in the kernel. Thus, if the memory manager (a kernel process) is running then no other process can access the MMU image.

The system initialization process has not been addressed to date. Fowever, this design has made some assumptions about the initial state of the system. Since the memory manager handles the transfer of segments from secondary storage to main memory, it is likely to be one of the first processes created. The memory manager's core image will consist of its pure code and data sections. The minimal initialization of the memory manager's data bases are entries for the system root and the supervisor's Segments in the G_AST and I_AST(s), and the initialization of the MMU images with the kernel segments. The current design does not call for an entry in the G_AST or I_AST for the kernel segments. However, when system generation is designed this will have to be readdressed.

The original [3] memory manager data bases have been refined by this thesis to facilitate the memory management functions. The major refinements of the global and local active segment tables are outlined in the following section.

C. DATA BASES

Global Active Segment Table

The Global Active Segment Table (see figure 10) is a system wide, shared data base used by memory manager processes to manage all active segments. A lock/unlock mechanism is utilized to prevent any race conditions from occurring. The signalling process locks the G_AST before it signals the memory manager. This is done to prevent a deadly embrace from occurring between memory manager processes, and also to simplify synchronization between memory managers. The entire G_AST is locked in this design to simplify the implementation (vice locking each individual entry).

The G_AST size is fixed at compile time. The size of the G_AST is the product of the G_AST record size, the maximum number of processes and the number of authorized known segments per process. Although the G_AST is of fixed size, it is plausible to dynamically manage the entries as proposed by Richardson and O'Connell[1]. The current memory manager design could be extended to include this dynamic management.

The Unique_Id field is a unique segment identification number in the G_AST. This field is four tytes wide and will provide over four billion identification numbers. A design choice was made not to manage the

Index_#

			* Processors L_ASTE_#		Flag			
	Unique ID	Global Addr			Written	Writable	G_ASTE_# Parent	
			#0	#1	Bit	Bit		
¥				:				

* Field indicates a two processor environment

# Active In Memory	No. Active Depend.	Size	Page Table Loc	Alias Table Loc		Inst- ance2
!						

Figure 10. Global Active Segment Table.

reallocation of the unique_id's. Thus when a segment is deleted from the system, the unique_id is not reused.

The Global_Address field is used to indicate if a segment resides in global or local memory. If not rull, it contains the plobal memory base address of a segment. A null entry indicates that the segment might be in local memory(s).

THE RECORD OF THE PROPERTY OF THE PROPERTY OF THE RECORD OF THE PROPERTY OF TH

The Processors_L_ASTE_# field is used as a connected processors list. The field is an array structure, indexed by Processor_Id. It identifies which L_AST the segment is active in, and provides the index into each of these tables. The design choice of maintaining an entry in the L_AST for all locally active segments implies that if all entries in the Processors_L_ASTE_# field are null, the segment is not active and can be removed from the G_AST (viz., no processors are connected).

The Flag_Bits field consists of the written bit, and the writable tit. The written bit is set when a segment is swapped out of memory, and the MMU image indicates that it has been written into. The writable bit is set during segment loading to indicate that some process has write access to that segment.

If an active segment is a leaf, the G_ASTE_#_Farent field provides a back pointer to the G_AST index of its parent. This back pointer to the parent is important during the creation of a segment. If a request is received to

create a segment which has a leaf segment as its parent, then an alias table has to be created for that parent. Also, the alias table of the parent's parent needs to be updated to reflect the existence of the newly created alias table (see figure 11). The indirect pointer shown is the back pointer to the parent via the G_AST.

The No_Active_In_Memory field is a count of the number of processes that have the segment in global memory. It is used during swap out to determine if the segment can be removed from global memory.

The No_Active_Dependents field is a count of the number of active leaf segments that are dependent on this entry (viz., require that this segment remain in the G_AST). Each time a process activates or deactivates a dependent segment this field is incremented or decremented.

The Size field is the size of the segment in bytes. The Page_Table_location field is the disk location of the page table for a segment, and the Alias_Table_Location field is the disk location of the alias table for the segment. The Alias_Table field can be null to indicate that no alias table exists for the segment.

The last three fields are used in the management of eventocunts and sequencers [4]. The Sequencer field is used to issue a service number for a segment. The Instance_1 field and Instance_2 field are eventocunts (i.e., are used to indicate the next number of occurances of some event).




Figure 11. Alias Table Creation.

2. Local Active Segment Table

The Local Active Segment Table (see figure 12) is a base. The L AST contains local data characteristics (viz., segment number, access) of each locally active segment. An entry exists for each segment that is active in a process "loaded" on this CPU and local memory. The first field of the L AST contains the memory address of the segment. If the segment is memory, this field is used to indicate whether the L AST entry is available or active. The Segment_No/Access field is a combination of Segment number and authorized access. It is an array of records data structure that is indexed by DBR #. The first record element (viz., most significant bit) is used to indicate the access (read or read/write) Permitted segment. The second record element (viz., the next seven bits) is used to indicate the segment number. A null segment number indicates that the process does not have the segment active.

3. Alias Table

The alias table (see figure 13' is a memory manager data base which is associated with each non leaf segment in the kernel. An aliasing scheme is used to prevent passing systemwide information (unique_id.) out of the kernel. Segments can only be created through a mentor segment and

Index#

Memory	Segment_#/Access_Auth						
· Addr	DBR_C	DBR_1	DBR_2	DBR_3	DBR_4	DER_5	
			,				

Figure 12. Local Active Segment Table.

THE RESIDENCE OF THE PARTY OF T

(Entry_#

Unique_ID	Size	Class	Page Table Location	Alias Table Location

Figure 13. Alias Table.

entry number into the mentor's alias table. When a segment is created, an entry must be made in its mentor segment's alias table. Thus the mentor segment must be known before that segment can be created.

The alias table consists of a header and an array structure of entries. The header has two "pointers" (viz... disk addresses), one that links the alias table to its associated segment and one that links the alias table to the mentor segment's alias table. The header is provided to support the re-construction of the file system after a system crash due to device I 'O errors. It is not used at all during normal operations. Buch entry in the array structure consists of five fields for identifying the created segments. The Unique Id field contains the unique identification number for the se, ont. The Size field is used to record the size of the segment. The Class field contains the appropriate security access class of the segment. The Page Table_Location field has the disk address of the page table. A null entry indicates a zero-length segment. The Alias_Table_Location field has the disk address of the alias table for the segment. A null entry indicates that the segment is a leaf segment.

4. Memory Management Unit Image

The Memory Management Unit Image (MMU_Image) is a processor local data base. It is an array structure that is

irdexed by the DBR #. Each MMU_Image (see figure 14) includes a software representation of the segment descriptor registers (SDR) for the hardware MMU [12]. This is in exactly the format used by the special I/O instructions for loading/unloading the MMU hardware. The SDR contains the Fase Address, limit and Attribute fields for each loaded segment in the process' address space. The Fase Address field contains the base address of the segments in memory (local or global). The Limit field is the number of blocks of contiguous storage for each segment (zero indicates one block). The Attribute field contains eight flags. Five flags are used for protecting the segment against certain types of access, two encode the type of accesses made to the segment (read/write), and one indicates the special structure of the segment [12]. Five of the eight flags in the attribute field are used by the memory manager. The "system only" and "execute only" flags are used to protect the code of the rernel from malicious or unintentional modifications. The "read only" flag is used to control the read or write access to a segment. The "change" flag is used to indicate that the segment has been written into, and the "CPU-inhibit" flap is used to indicate that the segment is not in memory.

The last two fields of the MMU_Image are the Block_Used field and the Maximum_Available_Blocks field. These two fields are used in the mangement of each process' virtual core and are not associated with the hardware MMU.




Figure 14. Memory Management Unit Image

5. Memory Allocation/Deallocation Bit Maps

All of the memory allocation/deallocation bit maps (see figure 15) are basically the same structure. Secondary storage, global memory and local memory are managed by memory bit maps. The Disk_Bit_Map is a global resource that is protected from race conditions via the locking convention for the G_AST. Each bit in the bit map is associated with a block of secondary storage. A zero indicates a free block of storage while a one indicates an allocated block of storage. The Global_Memory_Fit_Map is used to manage global memory. It is a shared resource that is protected from conditions bу the locking of the G AST. The Local Memory Bit Map is the structure same the Global Memory Fit Map and is used to manage local memory. The Local_Memory_Bit_Map is not locked since it is not a shared resource between memory managers.

D. BASIC FUNCTIONS

and the second of the second o

The detailed source code for the basic functions and main line of the memory manager are presented in appendices A and P. Appendix A lists the procedures which are coded in PIZ/SYS, while Appendix F lists the lower level hardware dependent procedures which are coded in PIZ/ASM.

PIZ/SYS is a high level modular structured language which produces a machine-independent Z-code similar to

Memory Bit Map




Figure 15. Memory Allocation/Deallocation Map.

PASCAL'S P-code. The translator from Z-code to Z-6000 machine code is currently under development at ZIIOG Inc., thus the PIZ/SYS module could not be compiled on the Z8000 [13]. PLZ/ASM is a symbolic assembly language that is used to program the Z-8000. The assembler supports Structured programming and produces a relocatable Z-8000 object module.

In the discussion of the memory manager design, a pseudo-code similar to PLZ/SYS is utilized. The rationale for using this pseudo-code was to provide a summary of the memory manager source code, and to facilitate the presentation of this design.

It is assumed that the memory manager is initialized into the ready state at system generation (as previously mentioned). When the memory manager is initially placed into the running state, it will block itself (via a call to the kernel primitive Wait). Wait will return a message from a signalling process. This message is interpreted by the memory manager to determine the requested function and its required arguments. The function code is used to enter a case statement, which directs the request to the appropriate memory manager procedure.

When the requested action is completed, the memory manager returns a success code (and any additional required data) the signalling process via a call to the kernel primitive Signal. This call will awaken the process which requested the action to be taken, and place the returned

message into that process' message queue. When that action is completed, the memory manager will return to the top of the loop structure and block itself to wait for the the next request. The main line pseudo-code of the memory manager process is displayed in figure 16.

Create an Alias Table Entry

Create_Entry is invoked when a user desires to create a segment. A segment is created by allocating secondary storage, and by making an entry (unique_id, secondary storage location, size, classification) into it's mentor segment's alias table. This implies that the mentor segment must have an alias table associated with it, and that the mentor segment must be active in order to obtain the secondary storage location of the alias table.

The mentor segment can be in one of two states. It may have children (viz., have an alias table), or it may be a leaf segment (viz., not have an alias table). If the mentor segment has children, it has an alias table and this alias table can be read into core, secondary storage can be allocated, and the data can be entered into the alias table. If the mentor segment is a leaf, an alias table must be created for that segment before it (the alias table) can be read into core and data entered into it (see figure 11).

The pseudo-code for CREATE_ENTRY PROCEDURE is presented in figure 17. The arguments passed to Create_Entry

```
ENTRY
    INITIALIZE_PROCESSOR_LOCAL_VARIABLES
    DO
           CHECK_IF_MSG_QUEUE_EMPTY
        VP ID, MSG := WAIT
        FUNCTION. ARGUMENTS := VALIDATE_MSG (MSG)
            FUNCTION
            CASE
                   CREATE ENTRY
                                 THEN
                SUCCESS_COTE := CREATE_ENTRY (ARGUMENTS)
                   DELETE ENTRY
                                 THEN
                SUCCESS_CODE := DELETE_ENTRY (ARGUMENTS)
                  ACTIVATE
                            THEN
                SUCCESS CODE := ACTIVATE (ARGUMENTS)
            CASE DEACTIVATE
                               THEN
                SUCCESS CODE := DEACTIVATE (ARGUMENTS)
                SWAP IN THEN SUCCESS_CODE := SWAP_IN (ARGUMENTS)
                  SWAP OUT THEN
                SUCCESS CODE := SWAP OUT (ARGUMENTS)
                  DEACTIVATE_ALL
                                    THEN
                SUCCESS_CODE := DEACTIVATE_ALL (ARGUMENTS)
                C MOVE TO GLOBAL THEN SUCCESS_CODE := MOVE_TO_GLOBAL (ARGUMENTS)
                  MOVE_TO_LOCAL
                                  THEN
                SUCCESS_CODE := MOVE_TO_LOCAL (ARGUMENTS)
            CASE UPDATE
                           THEN
                SUCCESS_CODE := UPDATE (ARGUMENTS)
        SIGNAL (VP_ID, SUCCESS_CODE, ARGUMENTS)
END
     MEMORY_MANAGER_PIZ/SYS MODULE
```

* (1

Figure 16. Memory Manager Mainline Code.

```
CREATE_ENTRY PROCEDURE (PAR_INDEX WORD, ENTRY_# WORD, SIZE WORD, CLASS EYTE)
   RETURNS (SUCCESS CODE
                             BYTE)
   LOCAL
          PLKS WORD, PAGE_TABLE_LOC
                                          WORD
   ENTRY
   IF
       ALIAS_TABLE DOES NOT EXIST
       SUCCESS_CODE := CREATE_ALIAS_TABLE
            SUCCESS_CODE <> VALID THEN RETURN
       FI
   FI
   BIKS := CALCULATE_NC_BLKS_REQ (SIZE)
   SUCCESS_CODE := READ_ALIAS_TABLE (
       G_AST[PAR_INDEX].ALIAS_TABLE_IOC)
SUCCESS_CODE <> VALID THEN RETURN
   IF
   FI
   SUCCESS_COPE := CHECK_DUF_ENTRY ! in alias table !
   IF
       SUCCESS_CODE <> VALID
                                     THEN
                                             RETURN
   FI
   SUCCESS_CODE, PAGE_TABLE_LOC := ALLOC_SEC_STORAGE (BIKS)
IF SUCCESS_CODE <> VALID THEN RETURN
   UPDATE_ALIAS_TABLE(ENTRY_#. SIZE. CLASS. FAGE_TABLE_LOC)
   SUCCESS_CODE := WRITE_ALIAS_TABLE (
                            G_AST[PAR_INDEX].ALIAS_TABLE_LOC)
                         VALID
   IF SUCCESS CODE <>
   ELSE SUCCESS_CODE := SEG_CREATED
```

Figure 17. Create Entry Pseudo-code.

END CREATE_ENTRY

are the index into the G_AST for the mentor segment, the entry number into its alias table, the size of the segment to be created, and the security access class of that segment. The return parameter is a success code, which would be "seg_created" for a successful segment creation.

When invoked, Create_Entry will determine which state the mentor segment is in (viz., if it has an alias table). If an alias table does not exist for the mentor segment, one is created and the alias table of the mentor segment's parent is updated. The alias table is read into core and a duplicate entry check is made. If no duplicate entry exists, the segment size is converted from tytes to blocks, and the secondary storage is allocated for non-zero sized segments. The appropriate data is entered into the alias table and the alias table is then written back to secondary storage.

2. Delete an Alias Table Entry

Delete_Entry is invoked when a user desires to delete a segment. A segment is deleted by deallocating secondary storage, and by removing the appropriate entry from the alias table of its mentor segment (the reverse logic of Create_Entry). This implies that the mentor segment must be active at the time of deletion. There are three conditions that can be encountered during the deletion of a

segment: the segment to be deleted may be an inactive leaf segment, an active leaf segment, or a mentor segment.

If the segment to be deleted is an inactive leaf segment (viz., has been swapped out of core, and does not have an entry in the G_AST), the secondary storage can be deallocated and the entry deleted from the mentor segment's alias table. If the segment is an active leaf segment, the segment must first be swapped out of core and deactivated before it can be deleted. This entails signalling the memory manager of each processor, in which the segment is active, to swap out and deactivate the segment.

If the segment to be deleted is a mentor segment, an alias table exists for that segment . If the alias table is empty, the secondary storage for the alias table and the segment can be deallocated, and the entry for the deleted segment can be removed from its mentor's alias table. If the alias table contains any entries, the segment cannot be deleted because these entries would be lost. If condition 15 encounte red i success code cf "leaf_segment_exists" is returned to the process which requested to delete the entry. Due to a confinement problem in "upgraded" segments, this Success code cannot always be passed outside of the kernel. This implies that the segment. manager must strictly prohibit deletion of a segment with an access class not equal to that of the process.

The pseudo-code for DELETE_ENTRY_PROCETURE is presented in figure 18. The parameters that are passed to this procedure are the parent's index into the G_AST and the entry number into the parent's alias table of the segment to deleted. The alias_table_loc field is checked to determine the state of the mentor segment (either a leaf or a node), and the appropriate action is then taken. A success code is returned to indicate the results of this procedure.

3. Activate a Segment

Activate is invoked when a user desires to make a segment known by adding a segment to his address space. A segment is activated by making an entry into the L_AST for that processor, and the G_AST. The activated segment could be in one of three states; it could have previously been activated by another process and have a current entry in both the G_AST and L_AST, it could have previously been activated by another process on a different processor and have an entry in the G_AST but not the L_AST, or it could be inactive and have an entry in neither the G_AST nor the L AST.

If the segment to be activated already has entries in both the L_AST and G_AST, these entries need only be updated to indicate that another process has activated the segment. The segment number is entered into the Segment_No/Access_Auth field of the L_AST, and if the

```
DELETE_FNTRY PROCEDURE ( PAR_INDEX WORD, ENTRY_# WORD )
   RETURNS (SUCCESS_CODE BITE)
LOCAL PAR_INDEX WORD
   ENTRY
 ! Check if the passed mentor segment has an alias table. ! IF G_AST[PAR_INDEX] .ALIAS_TABLE_LOC <> NULL
       SUCCESS CODE := READ ALIAS TABLE (
                        G_AST[FAR_INDEX].ALIAS_TABLE_LOC)
   ELSE
       SUCCESS_CODE := NO_CHILD_TO_DELETE
   FI
   IF
       SUCCESS_CODE <> VALID
                                    THEN
                                            RETURN
   FI
 ! Determine if segment has children in alias table !
       ALIAS_TABLE_NOT_EMPTY
                                 THEN
       SUCCESS_CODE := LEAF_SEGMENT_EXISTS
       RETURN
                 ! Deletion will delete children !
   ELSE
! Search G_AST with UNIQUE_ID to verify segment inactive !
       IF ACTIVE IN G AST THEN
           ! Check if active in AST !
                ACTIVE IN L AST THEN
                DEACTIVATE_ALL (G_AST_INDEX, L_AST_INDEX)
! Check G_AST to verify segment inactive in other I_AST's !
                ACTIVE_IN_OTHER_L_AST THEN
                SIGNAL TO DEACTIVATE ALL (G_AST_INTEX)
           FI
       FI
       FFFE_SEC_STORAGE_OF_SEG_&_ALIAS_IF_EXISTS
       DELETE_ALIAS_TABLE_ENTPY
   DELFTS_AITAS_TABLE_FNTRY
   SUCCESS_CODE := WRITE_ALIAS_TABLE (
                      C_AST[PAR_INDEX].ALIAS_TABLE_LOC)
       SUCCESS CODE = VALID TEEN
        SUCCESS CODE := SEG DELETED
   FI
END DELETE ENTRY
```

The state of the s

Figure 18. Delete Entry Pseudo-code.

segment is a leaf, its mentor's Nc_Active_Dependents field in the G_AST is incremented. In this design, the G_AST is always searched to determine if the segment has been previously activated by another process.

If the segment to be activated has an entry in the G_AST but not the L_AST, an entry must be made in the L_AST and the G_AST must be updated. The L_AST is searched to determine an available index. The segment number is entered into the I_AST, and the index number is entered into the G_AST Processors_L_ASTE_# field. If the segment to be activated is a leaf segment, its mentor's No_Active_Dependents field in the G_AST is incremented.

either the G_AST or L_AST, an entry must be made in both. The G_AST is searched to find an available index, and the entry is made. The L_AST is then searched to find an available index, and the entry is made. The L_AST is made. The L_AST index is then entered into the G_AST Processors_L_ASTE_# field. If the activated segment is a leaf, the No_Active_Dependents field of its mentor's G_AST entry is incremented.

The pseudo-code for ACTIVATE PROCEDUFE is presented in figure 19. The parameters that are passed are the DPR_# of the signalling process, the mentor segment's index into the G_AST, the alias table entry number, and the segment number of the activated segment. The mentor segment is always checked to determine if it has an associated alias

```
PROCEDURE (DER_# EYTE, PAR_INDEX WORLENTRY_# WORD, SEGMENT_NO
ACTIVATE
                                                 WORD,
                                                      BYTE)
    RETURNS (SUCCESS_CODE EYTE, RET_G_AST_HANDLE HANDLE,
                         CLASS BYTE, SIZE WORD)
    IOCAL
             G_INDEX WORD, L_INDEX WORD
    ENTRY
  ! Verify that passed segment is a mentor segment !
    IF G_AST [PAR_INDEX] .ALIAS_TABLE_LOC <> @ THEN
        SUCCESS_CODE := READ_ALIAS_TABLE (
                            G_AST[PAR_INDEX].ALIAS_TABLE_LOC)
    ELSE
        SUCCESS_CODE := ALIAS_DOES_NOT_EXIST
    FI
    IF
        SUCCESS_CODE <> VALID THEN
                                           RETURN
    FI
  ! Check G_AST to determine if active !
    SUCCESS_CODE, INDEX := SEARCH_G_AST (UNIQUE_ID)
    IF SUCCESS CODE = FOUND THEN
             SEGMENT IN_I_AST THEN
             UPDATE_L_AST (SEGMENT_NO)
        EISE
             MAKE_L_AST_ENTRY (DBR_#, SEGMENT_NO)
             UPDATE G AST (L INDEX)
             IF G_AST[INDEX].ALIAS_TABLF_10C = NULL THEN
G_AST[PAR_INDEX].NO_DEPENDENTS_ACTIVE += 1
             FI
        FI
    ELSE
        MAKE G AST ENTRY (ENTRY #)
        MAKE I LAST LATRY (PAR_INTEX, ENTRY #)
    FI
    SUCCESS_CODE := SEG_ACTIVATED
END ACTIVATE
```

THE PARTY OF THE P

Figure 19. Activate Pseudo-code.

table. If it does the not, success code of "alias_does_not_exist" is returned. If the alias table does exist, it is read into core and the entry number is used as an index to obtain the activated segment's unique_id. The G_AST is then searched to determine if the segment ' > already been activated. If the unique_id is found, the G_AST is updated and the L_AST is either updated or an entry is made (depending on whether an entry existed or not). If the unique_id of the segment was not found during the search of the G_AST, an entry must be made in both the G_AST and the L AST. Activate returns activated segment's classification, size, and handle to the signalling process.

4. Deactivate a Segment

Deactivate is invoked when a user desires to remove a segment from his address space. To deactivate a segment, the memory manager either removes or updates an entry in both the L_AST and G_AST. Deactivate uses the reverse logic of activate. Once a segment is deactivated, it can only be reactivated via its mentor's alias table as discussed in activate. If a process requests to deactivate a segment which has not been swapped out of the process' virtual core, the memory manager swaps the segment out and updates the MMU image before the segment is deactivated. The segment to be deactivated could be in one of three states; more than one process could concurrently hold the segment active in the

L_AST, the segment could be held active by one process in the I_AST and more than one in the G_AST, the segment could be held active by only one process in both the L_AST and the G_AST.

A CONTRACTOR OF THE PROPERTY O

Deactivation of leaf segments and mentor segments are handled differently. If the segment is a mentor segment and has active dependents, it cannot be removed from the G_AST (even though no process currently has that segment active). This is based on the design decision which requires that the mentor of all active leaf segments remain in the G_AST to allow access to its alias table. The mentor's alias table must be accessible when an alias table is created for a dependent leaf segment. If a leaf segment is deactivated, the No_Active_Dependents field of its mentor's G_AST entry is decremented. A mentor segment can only be removed from the '_AST if no process holds it active, and it has no active dependents.

If more than one process concurrently hold a segment active in the I_AST, and one of them signals to deactivate that segment, the entry in the L_AST is updated. This is accomplished by nulling out the Segment_No/Access_Auth field of the L_AST for the appropriate process. If required, the No_Active_Dependents field of its mentor segment's G_AST entry is decremented.

If only one process holds the segment active in the I, AST. and that Process signals to deactivate the segment. the L AST entry for that segment is removed. The Processors_I_ASTE_# is updated and checked to determine if there are other connected processors. If there are no other the segment has no active processors and connected dependents, the segment is removed from the G_AST. If there are other connected processors, the G_AST is updated. If the segment is a leaf, the mentor segment's deactivated No_Active_Dependents field in the G_AST is decremented.

The pseudo-code for DEACTIVATE PROCEDURE is presented in figure 20. The parameters that are passed to the memory manager are the DBR_# of the signalling process, and the index into the G_AST for the segment to be deactivated. The procedure first updates the L_AST, and then removes the entry if no local process holds the segment active. The G_AST is then updated, and its mentor segment is checked (if the deactivated segment was a leaf), to determine if it can be removed. If no processes currently hold the segment active, and it has no active dependents, the segment is removed from the G_AST.

5. Swap a Segment In

SWAP_IN is invoked when a user desires to swap a segment into main memory (global or local) from secondary storage. A segment is swapped into main memory by obtaining

```
DEACTIVATE
             PROCEDURE (DBR_# BYTE, PAR INDEX
    RETURNS (SUCCESS CODE BYTE)
    LOCAL
              INDEX
                       WORD
    ENTRY
  ! Check if segment is in core !
    IF G_AST[INDEX].NO_ACTIVE_IN_MEMORY <> Ø THEN
        ! Check MMU image to determine if in local memory !
              IN_LOCAL_1'FMORY
                                THEN
              SUCCESS_CODE := OUT (DBR_#, INDEX)
         FI
    FI
  ! Remove process segment_no entry in L_AST !
L_AST[L_INDEX].SEGMENT_NO/ACCESS_AUTH[DBR_#] = 0
    CHECK IF ACTIVE IN L AST (L AST INDEX)
IF NOT ACTIVE IN L AST THEN
         L_AST[L_INDEX].MEMORY_ADDR := AVAILABLE
    FI
  ! Check if deleted segment was a leaf !
    IF G_AST[INDEX].G_ASTE_#_PAR <> Ø THEN
G_AST[PAR_INDEX].NO_DEPENDENTS_ACTIVE -= 1
  ! Determine if parent can be removed !
         CHECK_FOR_REMOVAL (PAR_INDEX)
  ! Determine if deactivated segment can be removed !
    CHECK_FCR_REMOVAL (INDEX)
    SUCCESS_CODE = SEG_DEACTIVATED
END DEACTIVATE
```

Figure 20. Teactivate Pseudo-code.

the secondary storage location of its page table from the G_AST, allocating the required amount of main memory, and reading the segment into the allocated main memory. The segment must be active before it can be swapped into core, and the required main memory space must be available. Three conditions can be encountered during the invocation of SWAP_IN. The segment can already be located in global memory, the segment can already be located in one or more local memories, or the segment may only reside in secondary storage.

If the segment is not in local or global memory, local memory is allocated, the segment is read into the allocated memory, and the appropriate entries are made in the MMU image, the L_AST and the G_AST. If the segment is already in global memory, it can be assumed that the segment is shared and writable. In this case the only required actions are to update the G_AST and L_AST. The No_Active_In_Memory field of the G_AST entry is incremented, and the MMU image is updated to reflect the swapped in segment's core address and attributes.

If the segment already resides in one or more local memories, it must be determined if the segment is "shared" and "writable". A segment is "shared" if it exists in more than one local memory. A segment is "writable" if one process has write access to that segment. If the segment is not shared or not writable and in local memory, the

appropriate entries are updated in the MMU image, the I_AST, and the G_AST. If the segment does not reside in local memory, the required amount of local memory is allocated, the segment is read into the allocated memory, and the appropriate entries are made in the MMU image, the L_AST, and the G AST.

memory, the segment must be moved to global memory. If the segment is not in the memory manager's local memory, it signals another memory manager to move the segment to global memory. After the segment is moved to global memory, the memory manager signals all of the connected memory manager's to update their L_AST and MMU data bases. When all local data bases are current, the memory manager updates the G_AST and returns a success code of seg_activated.

1

10

The pseudo-code for SWAP_IN PROCEDURE is presented in figure 21. The arguments passed to SWAP_IN are the G_AST_INDEX of the segment to be moved in, the process' PPR_#, and the access authorized. SWAP_IN will convert the segment size from bytes to blocks, and verify that the process' core will not be exceeded. If the virtual core will be exceeded, a success code of "core_space_exceeded" will be returned. If write access is permitted, the writable tit is set. Checks are then performed to determine the segment's storage location (local or global), and the appropriate action is taken.

```
SWAP IN
        PROCEDURE (INDEX WORD, DER #
                 ACCESS AUTH
                               BYTE
    RETURNS (SUCCESS_CODE
                             BYTE)
          L_INDEX WORD,
                             PLKS
                                   WORD
    LOCAL
    ENTRY
    BLKS := CAICULATE_NO._OF_BLKS (G_AST[INDEX].SIZE)
    SUCCESS_CODE := CHTCK_MAX_LINEAR_CORE (BLKS)
        SUCCESS_CODE = VIRTUAL_LINEAP_CORE_FULL
                                                     THEN
        RETURN
    FΙ
    G_AST[INDEX].NO_SEGMENTS_IN_MEMORY
         ACCESS_AUTH = WRITE
        G_AST[INDEX].FLAG_BITS := WRITABLE_BIT_SET
    FI
  ! Determine if segment can be put in local memory !
    IF G_AST [INDEX].FLAG_BITS AND WRITABLE_MASK = 0
    ORIF G_AST[INDEX].NO_ACTIVE_IN_MEMORY <= 1
      ! Determine if already in local memory !
        CHECK_LOCAL_MEMORY (L_AST_INDEX)
IF NOT_IN_LOCAL_MEMORY THEN
            ALLOCATE_LOCAL_MEMORY (BLKS)
READ_SEGMENT (PAGE_TAPLE_LOC, EASE_ADDR)
             I_AST[I_INDEX] := BAST ADTR
        FI
    ELSE
             NOT_IN_GTOEAL_MEMORY
        IF
                                    THEN
             UPDATE MMU
             UPDATE_L_AST
             RETURN
        ELSE
             ALLOCATE_GLOBAL_MEMORY (BLKS)
             IF IN_LOCAL_MEMORY
                                  THEN
               MOVE_TO_GLOBAL (L_INDEX, BASE_ADDR, SIZE)
               signal_other_memori_managers(index,ease_addr\
             FI
        F!
    FI
    UPDATE_MU_IMAGE (PBR_#,SEG_#,EASE_ADDR,ACCESS,FLKS)
    UPDATE LAST ACCESS (LINDEX, ACCESS, DBR #)
    SUCCESS_CODE := SWAPPED IN
END
       SWAPIN
```

Figure 21. Swap_In Fseudo-code.

6. Swap a Segment Out

SWAP_CUT is invoked when a user desires to move a segment out of core. A segment is swapped out of core by obtaining its secondary storage location, writing the segment to that location (if required), and deallocating the main memory used. The decision to write the segment is determined by the G_AST written bit. This bit is set whenever the segment has been modified. The segment to be swapped out can be in one of two states: the segment can be in local memory, or the segment can be in global memory.

If one process has the segment in local memory and the written bit is set, the segment is written into secondary storage and the local memory is deallocated. If the written bit is not set, the local memory need only be deallocated. If more than one process has the segment in the same local memory, the segment remains in core. The appropriate MMV image is updated to reflect the segments deletion and the G_AST No_Active_In_Memory field is decremented.

All segments in global memory are shared and writable. If a process requests the segment to be swapped out, the segment remains in memory. The MMU image is updated to reflect the segment's deletion, and the G_AST No_Active_In_Memory field is decremented. If the No_Active_In_Memory indicates that one process has the

segment in core, its memory manager is signalled to move the segment to local memory.

The pseudo-code for SWAP OUT PROCEDURE is presented in figure 22. The arguments passed to SWAP OUT are the DBP # of the signalling process, and the G_AST_INDEX of segment to be removed. The return parameter is a success code. SWAP OUT removes the segment from the process's virtual core, deletes the segment from its MMU image, and decrements the No_Active_In_Memory field. If the segment can be removed from memory, it is determined which memory can be deallocated. If the segment has been modified, it is written back to secondary storage and the appropriate deallocated. If the segment has not been modified, the appropriate memory is deallocated. If after the deletion one process has the segment in global memory, its memory manager need only be signalled to move the segment to local memory. When SWAP_OUT successfully completes, it returns a success code of "swapped out".

Deactivate All Segments

DEACTIVATE_ALL is invoked when it becomes necessary to remove a segment from every process' address space. Each process is checked to determine if the segment is active. If a process has the segment active, it is deactivated from its address space. The pseudo code for Deactivate_all is illistrated in figure 23. The parameters passed to

```
SWAP OUT PROCEDURE (DER_# BYTE, INDEX
                                        WORD)
    RETURNS (SUCCESS_CODE BYTE)
    ENTRY
    BLKS := G_AST[INDEX].SIZE / BLK_SIZE
    FREE_PROCESS_LINEAR_CORE (BLKS)
    DELETE_MMU_ENTRY (DER_#, SEG_#)
    G_AST[INDEX].NO_SEGMENTS_IN_MEMORY -=
  ! Determine if segment has been written into !
    IF MMU_IMAGE[DBR_#].SDE[SEG_#].ATTRIBUTES=WRITTEN THEN
      I If segment has been written into, update G_AST !
        G_AST[INDEX].FLAG_BITS := WRITTEN
  ! Determine if segment is in global memory !
    IF G_AST[INDEX].GIOBAL ADDR <> NULL THEN
           G_AST[INDFX].NO_SEGMENTS_IN_MEMORY = 0
        ANDIF G_AST[INDEX].FLAG_BITS = WRITTEN
            WRITE SEG (PAGE_TABLE_LOC, MEMORY_ADDR)
            FREE_LOCAL_BIT_MAP (MEMORY_ADDR.BLKS)
        EISE
            IF G_AST[INDEX].NO_ACTIVE_IN_MEMORY = W
                FREE_IOCAL_FIT_MAP (MEMORT_ADDR.BIKS)
            FI
        FI
   ELSE
            ! It not in slobal memory !
        IF G_AST[INDEX] . NO_ACTIVE_IN_MEMORY = 0
        ANDIF G_AST[INDEX].FLAG_BITS = WRITTEN
            WPITE_SEG (PAGE_TABLE_LOC, GLOBAL_ADDE)
            FREE GLOBAL BIT MAP (GLOBAL ADDR, BIKS)
        ELSE
            IF G AST [INDEX] . NO ACTIVE IN MEMORY = 0 THEN
                FREE_GIOBAL_BIT_MAP (GLOBAL_ADDR, BIKS)
            FΙ
        řΙ
    FI
    SUCCESS CODE := SWAPPER OUT
END
       SWAPOUT
```

Figure 22. Swap_Out Pseudo-code.

```
JORD, L_INDEX VORD)
DEACTIVATE_AIL PROCEDURE (INDEX
    RETURNS (SUCCESS_CODE LYTE)
    ENTRY
    LOCAL I BYTE
       I := ℓ
       DO
          IF I = MAX_PBR_#
                             THEN
            EXIT
          FI
              I_AST[L_INDEX].SEGMENT_NO/ACCESS_AUTH[I]
                 <> ZFFO THEN
             SUCCESS_CODE := DEACTIVATE (I, INDEX)
             IF SUCCESS_CODE <> SEG_DEACTIVATED
                RETURN
             FI
          FI
          I += 1
       OD
       SUCCESS_CODE := VALID
END DEACTIVATE ALL
```

Figure 23. Deactivate All Pseudo-code.

Deactivate_all are the deactivated segment's G_AST index and the L_AST index. The I_AST is searched by DBR_# to determine which process has the segment active. If the check reveals that the segment is active, it is deactivated by calling Deactivate. If the segment was successfully deactivated from all processes, a success_code of valid is returned.

8. Move a Segment to Global Memory

MOVE_TO_GLOFAL is invoked when it becomes necessary to move a segment from local to global memory. If a segment resides in one or more local memories, and a process with write access swaps that segment into core, or if a segment resides in in local memory (with write access) and another process with read access requests the segment swapped in, the segment is moved from a local to global memory to avoid a secondary storage access. If the segment resides in the running memory manager's local memory, it will affect the segment transfer, otherwise it will signal another memory manager of a connected processor to affect the transfer. Figure 24 illistrates the pseudo-code for MOVE_TO_GIOBAL. Once the segment has been moved to global memory, the signalled memory manager will update the MMU images for all connected processes, and deallocate the freed local memory. A success code of completed will be returned signalling memory manager. The parameters passed to the memory manager are the segment's I_AST index, the global

```
MOVE TO GIOFAL PROCEDURE (L INDEX WORD, GLOBAL ADDR WORD,
                          SIZE WOPD)
   RETURNS (SUCCESS_CODE BYTE)
    ENTRY
  ! Move segment from local memory to global memory !
    DO_MEMORY_MOVE (MEMORY_ADDR, GLOBAL_ADDR)
    L_AST[INDEX].MEMORY_ADDR := AVAILABLE
  ! Update the MMU image to reflect new address !
   DO FOR ALL DBR'S
      IF L_AST[I_INDEX] .SEGMENT_NO/ACCESS_AUTH <> @ ANDIF
      MMU_IMAGE [DER_#] .SDR [SEG_#] .ATTRIBUTES=IN_LOCAL THEN
        MMU_IMAGE[DBR_#].SDR[SEG_#].BASE_ADDP:=GLOBAL_ADDR
      FI
    OD
    SUCCESS_CODE := VALID
END MOVE_TO_GLOBAL
```

Figure 24. Move To Global Fseudo-code.

memory address of the move, and the size of the segment. This information is passed because the G_AST is locked during this request.

9. Move a Segment to Local Memory

MOVE_TO_LOCAL is invoked when it becomes necessary to move a Segment from global to local memory. This occurs when one of two processes which hold a segment in global memory swaps the Segment out. The segment is moved from global memory to the local memory of the remaining process. Figure 25 illustrates the pseudo-code for MOVE_TO_LOCAL. The parameters passed to the memory manager are the segment's L_AST index, the global address of the segment, and the size of the segment. The return parameter is a success code. The MMU images of the signalled process are updated after the move has been made, and the global memory is deallocated.

10. Update the MMU Image

Operation. After a segment has been moved from local memory to global memory, it is necessary to signal the memory managers of all connected processors to update their MMU images and L_AST with the current location of the segment. They must also deallocate the moved segment's local memory. Figure 26 illustrates the pseudo-code of UPDATE. The parameters passed to the memory manager are the segment's

```
MOVE_TO_LOCAL PROCEDURE (L_INDEX WORD, GLOBAL_ADDR WORD, SIZF WORD)

RETURNS (SUCCESS_CODE BYTE)

ENTRY

ELKS := SIZE / ELK_SIZE

BASE ADDRESS := ALIOCATE_LOCAL_MEMORY (BIKS)

! Move from plobal to local memory !

MEMORY MOVE (GLOBAL_ADDR. BASE_ADDRESS, SIZE)

L_AST[L_INDEX].MEMORY_ADDR := BASE_ADDRESS

DO FOR_ALL_DBR'S

IF IAST[L_INDEX].SEGMENT_NO/ACCESS_AUTH <> Q ANTIF

MMU_IMAGE[DBR_#].SDR[SEG_#].ATTRIBUTES=IN_LOCAL_THEN

MMU_IMAGE[DBR_#].SDR[SEG_#].BASE_ADDR:=BASE_ADDRESS

FI

OD

SUCCESS_CODE := VALID

END MOVE_TO_LOCAL
```

Figure 25. Move To Local Pseudo-code.

```
UPDATE PROCEDURY (L_INDEX WORD, GLOBAL_ADDR
                                                                WORT.
                                  WORD)
                           SIZE
     RETURNS (SUCCESS_CODE
                                   BYTF)
     ENTRY
     DO FOR ALL DBR'S

IF L AST[L INDEX].SEGMENT NO/ACCESS AUTH <> @ ANDIF

MMU_IMAGE[DER_#].SDR[SEG_#].ATTRIBUTES=IN_IOCAL THEN
            MMU_IMAGE[DBR_#].SDR[SEG_#].BASE_ADDR :=
                                                        GIOBAL ADDR
        FI
     OD
     BLKS := SIZE / BLK_SIZE
     FREE LOCAL BIT MAP (MTMORY ADDR, BIKS)
LAST[L_INDEX].MEMORY_ADDR := ACTIVE
     SUCCESS_CODE := VALID
END UPDATE
```

Figure 26. Update Pseudo-code.

L_AST index, the new global address for the segment, and the size of the segment. The return parameter is a success code.

E. SUMMARY

In this chapter the detailed design of the memory manager process has been presented. The purpose of the memory manager was outlined, followed by a detailed discussion of the memory manager's data bases. The design presented has identified ten basic functions for the memory manager. The implementation details of these functions are presented in Appendix A. The success codes returned by the memory manager are presented in figure 27.

This design has assumed that the kernel level inter-process synchronization primitives will be Saltzer's signal and wait primitives[15]. This fact dominated the design decision to lock the G_AST in the user's process before it signals the memory manager. In a muli-processor environment, the possibility of a deadly embrare exists if the memory manager processes lock the G_AST. Should follow on work implement eventcounts and sequencers as kernel level synchronization primitives, the locking of the G_AST and memory manager synchronization will need to be readdressed.

SYSTEM WIDE

INVALID
SWAPPED_IN
SWAPPED_OUT
SEG_ACTIVATED
SEG_CREATED
SEG_CREATED
VIRTUAL_CORE_FULL
DUPLICATE_ENTRY
READ_ERROR
WPITE_ERROR
DRIVE_NOT_PEADY

KERNEL LOCAL

LEAF SECMENT EXISTS
NO LEAF EXISTS
ALIAS DOES NOT EXIST
NO CHILD TO DELETE
G_AST_FULL
LAST_FULL
LOCAL MEMORY FULL
GLOBAL MEMORY FULL
SECONDARY STORAGE FULL

MEMORY MANAGER LOCAL

VALID
INVALID
FOUND
NCT_FOUND
IN IOCAL_MEMORY
NOT_IN_LOCAL_MEMORY
i + DISK_ERRORS !

Figure 27. Success Codes

IV. STATUS OF RESEARCE

A. CONCLUSIONS

The memory manager design utilized state of the art software techniques and hardware devices. The design was developed based upon ZILOG'S Z8061 sixteen bit segmented microprocessor used in conjunction with the ZE010 Management Unit[12]. A microprocessor which supports segmentation is required to provide access control stored data. The actual implementation of the selected thread was conducted upon the 28002 non-segmented microprocessor without the 28010 MMU.

While information security requires that the microprocessor support segmentation, the memory manager was developed to be configuration inagpendent. The design will support a multi-processor environment, and can be easily implemented upon any microprocessor or secondary storage device. The loop free modular design facilitates any required expansion or modification.

Global bus contention is minimized by the memory manager. Segments are stored in global memory only if they are shared and writable. Secondary storage is accessed only if the segment does not currently reside in global memory or some local memory. The controlled sharing of segments

optimizes main memory usage.

The storage of the alias tables in secondary storage supports the recreation of user file hierarchies following a system crash. The aliasing scheme used to address segments supports system security by not allowing the segment's memory location or unique identification to leave the memory manager.

The design of the distributed kernel was clarified by assigning the MMU image management to the memory manager. The transfer of responsibility for memory allocation and deallocation from the supervisor to the memory manager provides support for dynamic memory management.

In conclusion, the memory manager process will securely manage segments in a multi-processor environment. The process is efficient, and is configuration independent. The primitives provided by the memory manager will support the construction of any desired supervisor/user process built upon the kernel.

B. FOLLOW ON WORK

There are several possible areas in the SASS design that can be looked into for continued research. The complete implementation of the memory manager design (refine and optimize the current PIZ/SYS code) is one possibility. Other possibilities include the implementation of dynamic memory

management, and modifying the interface of the memory manager with the distributed kernel using eventcounts and sequencers for inter-process communication.

implementation of the supervisor has not addressed to date. Areas of research include implmentation of the file manager and input/output processes, and the complete design and implementation of the user-host protocols. The implementation of the gatekeeper, and system initialization are other possible research areas. Dynamic process creation and deletion, and the introduction of multi-level hosts could also prove interesting.

APPENDIX A - PIZ/STS SOURCE LISTINGS

```
MEMORY_MANAGER_PLZ_SYS MODULE
                            * * * *
             VERS. 1.0
    * * * *
CONSTANT
                                             Ø
              FALSE
                                             1
                                         :=
              TRUE
                                               ! AST ENTRY AVAIL. !
                                             e
                                         : =
              AVAILABLE
                                             1 ! AST ENTRY ACTIVE !
              ACTIVE
                                         :=
                                             Ø
                                         :=
               ZERO
                                             20000
                                         :=
               NULL
                                             0
               NULL_PAGE
                              1
          SUCCESS CODES
    !
                                             Q
               INVALID
                                              1
               VALID
                                         :=
                                              2
               FOUND
                                              3
                                         ; =
               NOT FOUND
               SWAPPED IN
SWAPPED OUT
                                              5
                                         : =
                                              ô
               SEG ACTIVATED
                                         ; =
                                              7
               SEG_DEACTIVATED
SEG_CREATED
                                         : =
                                              9
                                         :=
               SEG DELETED
                                         := 18
               LEAF_SEGMENT_EXISTS
               NO_LFAF_EXISTS
                                         := 11
               G_AST_FULL
                                         := 12
               L AST FULL
                                         := 13
               IN LOCAL MEMORY
NOT IN LOCAL MEMORY
LOCAL MEMORY FULL
                                         := 14
                                         := 15
                                          := 16
               GIOFAĪ MEMORĀ FULL
                                          := 17
               VIRTUAL_CORF_FULL
                                          := 18
                                          := 19
               DUPLICATE ENTRY
               NO_CFILD_TC_DELETE
           ATTPIEUTF MASKS
                                          := %/2)11111110
               READ MASE
                                          := %(2)000000001
                WRITE MAC.
                                          := %(2)01020020
                CHANGED MASK
                                             2(2)26666166
                IN MEMORY_MASK
                                             ? ! CLEAR ATTRIBUTES !
                CIMARED
           AUTHORIZED_ACCESS
                                          := 2
                READ
```

```
WRITT
                                    :≕ 1
             EXFCUTE
                                     := 2
        G AST FLAG BITS MASKS
                                    := %(2)66066616
             WRITABLE MASK
                                     := %(2)00000100
             WRITTEN_MASK
   1
        DESIGN PARAMETERS
             BIK_SIZE
                                     := 256
             MAX PAGE SIZE
                                     := BIK_SIZE / 2
             MAX MSG SIZE
                                     := 16
             C_MBM_SIZE
                                     := ? ! SIZEOF GIOBAL MEM !
             L MEM SIZE
                                     := ? !SIZEOF LOCAL MEMORY!
             NO_OF_PROCESSORS
                                     := 1
                      ! MAX NUMBER OF DBR_#'S
             MAX_DPR_NO
                                     := 4
                      ! MAX ENTRIES IN G AST
             G_AST_IIMIT
                                     := 160
                      ! MAY FNIRIES IN I AST
             I_AST_LIMIT
                                     := 100
                      ! SIZE OF ALIAS TABLE
             MAX_ENTRY_NO
                                     := 32
                      ! # OF SEGMENTS PER PROCESS !
             NO_SEG_DESC_REG
                                     := 64
       FIRST POSS FREE BLOCK := PROCESSOR TOCAL DATA !
                                     := 0
             PROCESSOR_ID
TYPE
         ADDRESS
                        WORD
         ALIAS HEADER FECORD [ SEG_PAGE_TABLE_LOC
                                 PAR_ALIAS_TABLE_LOC
                                                        WCHD ]
                       FECOPD [ UNIQUE_ID
         ALIAS
                                                IONG WOFF
                                  SIZE
                                                     WORD
                                  CLASS
                                                     MORD
                                 PAGF_TABLE_LOC ALIAS_TABLE_LOC
                                                     WCFI
                                                     [ IROW
         SEG_DESC_REG RECORD [ BASE_ADDR
                                               ADDRESS
                                  LIMIT
                                               BYTE
                                  ATTRIBUTES
                                               BYTE ]
         MMI
                        RECORD [ SDR ARRAY[NO_SEG_DESC_PFG
                                           SEG_PESC_FEG_]
                                  BIKS USED
                                                MOPD
                                  MAX_EIKS
                                               WORD := ???? \
                       FECOPD [ UNIQUE ID1 GIOBAL ADDR
         G_AST_REC
                                                     LONG WORD
                                                     ADDPESS
                                 PROCESSORS_L_ASTE_NO ARRAY
```

```
INO OF PROCESSORS
                                                                                                                                                                                     WCRF
                                                                                                              FIAG BITS
                                                                                                                                                                                        BYTE
                                                                                                              G ASTE_NO_FAR
                                                                                                                                                                                        WORD
                                                                                                              NO ACTIVE IN MEMORY
                                                                                                                                                                                        WCRI
                                                                                                              NO_ACTIVE DEPENDENTS WOPD
                                                                                                              SIZE1
                                                                                                                                                                                        MORD
                                                                                                              PAGE_TABLE_LOC1
                                                                                                                                                                                        WORD
                                                                                                              ALIAS_TABLE_LOC1
                                                                                                                                                                                        WORD
                                                                                                              SECUENCER
                                                                                                                                                                                        WORD
                                                                                                              INSTANCE1
                                                                                                                                                                                        WCRI
                                                                                                              INSTANCE2
                                                                                                                                                                                        WORD 1
                                                                             RECORD [ MEMORY_ADDR
                                I_AST_REC
                                                                                                                                                                                 ADDRESS
                                                                                                             SEGMENT NO ACCESS AUTH
                                                                                                                    ARRAY [MAX_DBR_NO BYTE] ]
                               HANDLE
                                                                             RECORD [ UNICUE_IDS LONG WORD
                                                                                                      H INDEX
                                                                                                                                                WORD ]
📍 Print Pri
*
×
                                                                                                                                                                                                             7,0
                            VAPIABLE DECLARATIONS
                                                                                                                                                                                                              3,7
SECTION G_DATA
                                          G_AST_ ARRAY [G_AST_LIMIT G_AST_REC]
GIOBAL_MEM_EIT_MAP ARRAY[G_MFMORY_SIZE/16 WOPD]
GLOPAL
SSECTION I_DATA
                                          MMU IMAGE
                                                                                                  ARRAY [MAX_DER_NO MMI]
                                                                                        ARRAY [I AST ITMIT I AST REC]
PECOPI [ HEADER AIIAS HEADER
                                          L_4ST
                                           ATTAS TABLE
                                                                                                                           AIIAS_ENTRY AFRAY
[MAX_ENTRY_NO AIIAS]]
                                          IOCAL MEM BIT MAP ARRAY [L MEM_SIZE/16 YORD]
                                          DISK BIT MAP BUFF ARRAY [???? FYTE]
                                          PAGE TABLE BUFFER ARRAY [BLK SIZF
                                                                                                                                                                             EYTE]
```

```
*****************
2,0
                                                                                                                                             %:
         The following procedures are coded in PLZ/ASM and are
         contained in a separate PLZ/ASM module.
THE TO THE PROPERTY OF THE PRO
REAL PAGE PROCEDURE (DISK_IOC WORD . MEMORY_ADDR ADDRESS'
         RETURNS ( SUCCESS CODE
                                                                     BYTE '
READ SEGMENT PROCEDURE (PAGE TABLE LOC WORD, MEMOFY ADDR
                                                                                                         ADDRESS
          RETURNS ( SUCCESS_CODE BYTE )
WRITE PAGE PROCEDURE (DISK LOC WORD , FROM ADDR ADDRESS)
         RETURNS ( SUCCESS_CODE EYTE )
WRITE_SEGMENT PROCEDURE (PAGE_TABLE_LOC WORD . FROM_ADDR
                                                                                                                ADDRESS)
         RETURNS ( SUCCESS CODE BYTE )
READ_DISK_BIT_MAP FROCEDURE
              RETURNS ( SUCCESS_CODE BYTE )
WRITE DISK BIT MAP PROCEDURE
              RETURNS ( SUCCESS CODE
                                                                          BYTE )
STAPCH_DISK_BIT_MAP_PROCEDURE (STAFT_SRCF_LOC WORT)
           RETURNS ( SUCCESS CODE BYTE, FIR 100
                                                                                                           WORI )
CIEAR_DISK_FIT_MAP PROCETURE ( BLK_IOC WOPE )
FREE GIOBAL_BIT_MAP PROCEDURE (ADDR ADDRESS, BIKS WORD)
                                                 PROCEDURE (ADIP
                                                                                          ADTRESS, PIKS WORT)
FFEE LOCAL BIT MAP
AILOC IOCAL MEMOPY PROCEDURE (BLKS WORD)
       RETURNS 7 SUCCESS_COLE BYTE . BASE_ADDR ADDRESS )
ALIOC GIOBAL MEMORY PROCEDURE (BIKS WORD)
            RETURNS ( SUCCESS_CODE FITE, BASE_ADDR ADDRESS )
GET UNIO ID PROCEDURF
           PETURNS ( ID LONG WORD, SUCCESS CODE BYTE )
MFMORY MOVE PROCEDURE (TO ADDRESS, FROM ADDRESS, SIZE WORL)
VALIDATE MSG PROCEDUPF (MSG ARRAY [MAX MSG SIZE PYTE])
       RETURNS ( FUNCTION FYTE, ARGUMENTS ARPAY [6 WORD] )
```

```
RETUPNS ( SUCCESS BYTE )
INTERNAL
*
                                                *
   The READ ALYAS TABLE Procedure is called from the
*
                                                *
   Create_entry procedure and Delete_entry procedure.
*
   The procedure will read the requested alias table
                                                z'e
                                                Ľ.
   from secondary storage to main memory.
*********************************
READ ALIAS TABLE PROCEDURE ( ALIAS DISK LOC WORD,
                              MEMORY ADDR ADDRESS '
   RETURNS ( SUCCESS CODE
                       BYTE )
   ENTRY
   SUCCESS_CODE := READ_PAGE(ALIAS_DISK_LOG, MEMORY_ADDR)
END
   READ ALIAS TABLE
The WRITE_AIIAS_TABLE Procedure is called from the
                                                *
   Create entry and Telete entry procedures. The pro-
   cedure will write the appropriate alias table from
:5
                                                炊
   main memory to secondary storage.
WRITE ALIAS TABLE PROCEDURE ( ALIAS DISK LOC WORD,
                              MEMORY ADDR ADDRESS \
   RETURNS ( SUCCESS CODE
                        EYTE )
   ENTRY
   S"CCESS_COTF := WFITF_PAGE(ALIAS_FISK_LOC, MFMORY_ADER)
```

VALIDATE WAIT MSG PROCEDURE (MSG ARRAY [MAX MSG SIZE

EYTE!

WPITE ATTAS TABLE

```
**
*
   The SEARCH ALIAS TABLE Procedure is called from the
                                                      z't
*
    Create_alias_table procedure. The procedure will step
                                                      *
                                                      1,3
    through the alias table until it matches the passed
χt
                                                      3,4
   unique id with a table entry, or the table has been
                                                      *
   exhausted. The procedure returns a success code of
                                                      *
   either found or not found, and the appropriate index
*
                                                      3.1
    into the alias table.
                                                      *
**************************************
SEARCH ALIAS_TABLE PROCEDURE ( UNIQUE ID
                                      LONG WORE )
    PETURNS ( SUCCESS CODE BYTE, INDEX BYTE)
   ENTRY
      INDEX := @
      SUCCESS CODE := NOT_FOUND
          IF INDEX > MAX_ENTRY_NO
                                 THIN
                                        TIXE
          FI
          IF ALIAS_TABLE, ALIAS_ENTRY[INDEX].UNIQUE_ID =
                                    UNIQUE ID THEN
               SUCCESS CODE := FOUND
               EXIT
          FI
          INDEX += 1
       OD
    SFAPCY_AIIAS_TAFIF
FND
[ **********************************
                                                      *
   The UPDATE_MMU_IMAGE Procedure is called from the In
                                                      Xt
   procedure. The procedure will update the MMU image of
                                                      *
   the appropriate process with the memory location,
   limit, and access authorization for the passed segment
*
                                                      3,7
   number.
                                                      *
UPDATE MMU IMAGE
                 PROCEDURE (DER NO EITE, SEGMENT NO EYTE.
                    ADDRESS, ACCESS BYTE, LIMIT EYTE )
               ADDR
          ATTR
               BITE
   LOCAL
   ENTRY
   MMU IMAGE [DBP_NO].SDR [SEGMENT_NO].BASE_ADDR :=
   MMU IMAGE [DBR NO] .SDR [SEGMENT NO] . LIMIT := LIMIT
```

ATTR := MM"_IMAGE[DBR_NO].SDR[SEGMENT NO].ATTRIEUTES

CIEAR PREVIOUS ACCESS

IF ACCESS = READ ORIF ACCESS = WRITE ATTF := ATTR AND %(2)11111110

THE THE POST OF THE PARTY OF TH

```
EXECUTE ONLY ACCESS
      ATTR := ATTR AND %(2)11110111
   FI
   MMU_IMAGE[DBR_NO].SDR[SEGMENT_NO].ATTRIBUTES :=
                                   ATTR OF ACCESS
END UPDATE MMU IMAGE
2,4
33
×
   The DEIETE MMU_ENTRY Procedure is called from the Out
   procedure. The procedure will null out the MMU image
                                                  **
                                                  3,1
   of the appropriate process for the presed segment
                                                  꺗
   number.
                                                  ٧,
ITLETE MMU ENTRY PROCEDURE ( DER NO BYTE, SEGMENT NO BYTE )
  EAGEL
  MMU IMAGE [DER_NO] .SDR [SEGMFNT_NO] .EASE_ADDR := NULL
  MMU IMAGE [DPR NO] .SDR[SEGMENT NO] .LIMIT := ZERO
  MMU_IMACE [DBR NO] .SDR [SEGMENT NO] .ATTRIBUTES := CLEAFED
END DETETE MMU ENTRY
*
*
   The FINT SECONTARY STORAGE Procedure is called from
                                                  3,8
                                                  *
   the Alloc sec storage procedure. The procedure will
                                                  1,1
   search the secondary storage bit map to find a cor-
                                                  4
   tiguous storage location in secondary storage for the
   required number of blocks passed. The procedure will
                                                  X.
   return a success rode of either valid or invalid.
FIND SEC STORAGE PROCEDURE ( BLKS WORD )
   RETURNS (SUCCESS CODE FYTE, TABLE APRAY [FIK SIZE VORD])
    IOCAI
          INDEX WORD
                WORD
    THTRY
    SUCCESS CODE := READ_DISK_BIT_MAP
       SUCCESS_CODE <> VALID THEN
       RETURN
    FI
    INDEX := FIRST_POSS_FREE_BLK
    I := ?
    DO
```

SUCCESS_CODE. INDEX := SEARCH_DISK_BIT_MAF (INDEX)

```
IF SUCCESS_CODE <> VALID
            CLEAR_DISK_BIT_MAP ( TABLE[I] )
            IF
               I = 0
                      THEN
                              EXIT
            FI
              -= 1
         CO
         SUCCESS_COTF := SEC_STOR_FULL
         RETURN
       FI
       TABLE [I] := INDEX
         = 1
       IF
          I = BLKS
                   THEN
                        EXIT
       FI
    OD
    SUCCESS_CODE := VALID
FND
    FIND_SEC_STORAGE
*
   The AIIOC_ONE_PAGE Procedure is called from the Create *
*
*
   alias_table procedure. The procedure will fird one
   page of secondary storage for the creation of an alias *
*
                                                   *
   table. This procedure will return a success code of
                                                   *
3,7
   either valid or invalid.
                                                   *
ALLOC ONE PAGE PROCETURE
           ( SUCCESS_CODE BYTE, PAGE_LOCATION
                                           WORT )
   RETURNS
         TABLE ARRAY[BLK_SIZE WORD]
   LOCAL
   ENTRY
      SYCCESS_CODE, TABLE := FIND_SEC_STORAGE ( 1 )
          SUCCESS_CODE <> VALID THEN
         ETTUPY
      FI
      FAGE IOCATION:= TABLE[2]
```

END

AILOC ONE PAGE

```
I strike the the the the the trial of the tr
*
*
                                                                                                                                                       Xt.
          The ALLOC SEC STORAGE Procedure is called from the
**
                                                                                                                                                       3,4
          Create entry procedure. The procedure will create a
*
          page table from the allocated Secondary Storage, and
*
                                                                                                                                                      3,8
          write this page to secondary storage. This procedure
          will return a success code of valid or invalid.
*****************************
ALLOC SEC STORAGE PROCEDURE ( PLKS
                                                                                            WORD )
          RETURNS ( PAGE TABLE LOC
                                                                              WORD. SUCCESS CODE
                                                                                                                                    BYTE )
                           TABLE ARRAY [BLK SIZE WORD]
          LOCAL
          ENTRY
          SUCCESS COPE, TABLE := FIND_SEC_STOFAGE ( BLKS + 1 )
          IF SUCCESS CODE <> VALID THEN
                    PETTEN'
          FI
          PAGE TABLE LOC := TABLE [0]
          I := 1
          DO
                  PAGF TABLE EUFFER [I-1] := TABLE [I]
                         Y = BIKS TEEN EXIT
                  IF
                  FI
                  I += 1
          OI
          DO
                    IF
                              I = MAX PAGE SIZE
                              FXIT
                    PAGF_TABLE_BUFFER [I-1] := NUII_PAGE
                     I += 1
          SUCCESS_CODE := WRITE_PAGE ( PAGE_TABLE_LOC,
                                                                                                 #PAGE TABLE SUFFER )
            ALLOC SEC STORAGE
*
                                                                                                                                                      X,
          The CREATE_ALIAS_TABLE Procedure is called by the
*
          Create_entry procedure. The procedure will allocate
                                                                                                                                                      *
Ż,
                                                                                                                                                      *
          secondary storage for the creation of an alias table
          and update the mertor segment's alias table to reflect
*
          the created alias table's secondary storage location.
*
                                                                                                                                                      *
          The procedure returns a success code of either valid
```

*

or invalid.

**

```
CREATE ALIAS TABLE PROCEDURE ( PAR_INDEX RETURNS ( SUCCESS_CODE BYTE )
                  BYTE
    IOCAL
           PARENT
           ALIAS_TABLE_LOC ENTRY_NO FYTE
                            WORD
    ENTRY
       SUCCESS CODF , ALIAS TABLE LOC := ALIOC ONE PAGE
       PARFNT := G AST[PAR INDEX] .G ASTE NO PAF
       SUCCESS_CODE := READ_ALIAS_TABLE(G_AST[PAPENT].
ALIAS_TABLE_IOC1, #ALIAS_TABLE)
       IF SUCCESS_CODE <> VALID THEN
           PETURN
       FI
       SUCCESS_CODE, ENTRY_NO := SEARCH_ALIAS_TABLE(
                             G_AST [PAR_INDEX] JUNIQUE_ID1 )
           SUCCESS CODE = NOT FOUND THEN
       FI
       ALIAS_TABLE.ALIAS_ENTRY[ENTRY_NO].ALIAS_TABLE_LOC :=
                                          ALIAS_TAPLE_LOC
       G AST [PAR_INDEX] .ALIAS_TABLF_LOC1 := ALTAS_TABLE_LOC
       SUCCESS CODE := WRITE ALIAS TABLE ( ALIAS TABLE LOC.
                                            #ALIAS TABLE \
END
     CPEATE_ALIAS_TABLE
**
Ľŧ
    The CFFC* MAX_VIRTUAL_CORE Procedure is called *by the In procedure. The procedure will verify that
*
*
    the addition of the segment requested to be swapped in *
    will not cause the process' allocated virtual core to
    he exceeded. If the virtual core is not exceeded, a
                                                            *
1,1
    success code of valid is returned, otherwise a success *
    code of no_memory is returned.
CHECK MAX VIRTUAL CORE PROCEDURE ( DER NO EYTE,
                                    PIK_NO_REQ WORD )
    RETURNS
              ( SUCCESS_CODE
                                ETTE )
    ENTRY
       MYU IMAGE[DER_NO] .BIKS_USED += BIK_NO_FEO
       IF MMU_IMAGE[DFR_NO].EIKS_USED >
                  MMU_IMAGE[DER_NO] .MAY_BIKS THEN
           MMU IMAGE[DR NO].FLKS_USED -= ELK_NO_PEC
           SUCCESS_CODE := VIRTUAL CORE FULL
        LISL
```

```
SUCCESS_CODE := VALID
FI
END CHECK_MAX_VIRTUAL_CORE
```

```
2,2
                                                                                                                                                ۲ŧ
                                                                                                                                              *
*
          The FFEE_PROCESS_VIRTUAL_CORE Procedure is called from
          the Out procedure. The procedure will subtract the
                                                                                                                                                *
                                                                                                                                                3,4
:::
          size of the segment which has been swapped out from
**
                                                                                                                                                *
          the virtual linear core allocated to that process.
**
                                                                                                                                                *
FREE PROCESS_VIRTUAL_CORE PROCEDURE ( PIK_NO
                                                                                                                     YORE 1
            MMU IMAGF [ DER NO ].BIKS_USED -= BIK_NO
           FFFE PROCESS_VIRTUAL_CORF
🕴 the the after a
*
                                                                                                                                                7,
                                                                                                                                                3,1
*
         The FREE_SECONDARY_STORAGE Procedure is called from
3,5
                                                                                                                                                X,z
          the Delete_seg procedure. The procedure will read the
                                                                                                                                                3,7
          page table of the segment to be deleted and the
3,5
                                                                                                                                                ×
         secondary storage bit map into main memory. The bit
                                                                                                                                                3,1
1,1
         map will be cleared to reflect the deallocation of
                                                                                                                                                X;
          secondary storage, and the page table location will be
                                                                                                                                                *
*
          cleared. The procedure returns a success code of
**
                                                                                                                                                Ÿ
          valid or invalid.
χt
FREE SEC STORAGE
                                              PROCEDURE ( PAGE_TABLE_LOC
         RETURNS ( SUCCESS CODE
                                                                      FYTE )
         IOCAL
                               Ι
                                                CHOM
                               TABLE1
                                                  ARRAY [ BIK_SIZE WORD ]
          ENTRY
          SUCCESS CODE := READ_PAGE ( PAGE_TABLE_LOC , #TABLE1 )
                   SUCCESS_CODE <> TALID THEN
         IF
                   RETUPN
         FI
          SUCCESS CODE := READ_DISK_BIT_MAP
          IF SUCCESS CODE <> VALID THEN
                   RETURN
         FI
         I := 0
          DO
                   IF TABLE1[I] = NULL ORIF I >= BIX SIZE
```

```
FI
       CIEAR DISK BIT MAP ( TABLE1[I] )
       I += \overline{1}
    OF
    CIEAR_DISK_BIT_MAP ( PAGE_TABLE_LOC )
    SUCCESS CODE := VALID
    FPEE_SEC_STORAGE
END
*
**
                                                     *
   The DEIETE_SEG Procedure is called from the Telete
***
                                                     X,t
   entry procedure. The procedure will free secondary
                                                     3,3
   storage for the deleted segment, and null out the
                                                     *
   entry in its mentor segment's alias table. The pro-
   cedure returns a success code of either valid or in-
*,4
   valid.
                                                     *
r:
                                                     χ'n
DELETE SEG PROCEDURE ( ENTRY_NO
                               WORD )
    RETURNS ( SUCCESS_CODE EYTE )
   ENTRY
   SUCCESS_CODE := FREE_SEC_STORAGE(
          TLIAS_TABLE.ATIAS_ENTRY [ENTRY_NO].PAGE_TABLE_LOC)
   IF SUCCESS CODE <> VALID THEN
      RETURN
   FI
       ALIAS_TABLE.ALIAS_ENTRY[ENTRY_NO].ALIAS_TABLE_LOC
                                        NULI THEN
        CLEAR DISK BIT MAP(
         ALIAS_TABLE.ALIAS_ENTRY[ENTRY_NC].ALIAS_TAPLE_LOC1
   FI
   ALIAS_TABLE.ALIAS_ENTRY [ENTRY_NO].UNIQUE_ID :=
EVD DELETE SEG
1 ********************************
X.
                                                     ボ
*
                                                     *
   The CHECK_IF_ALIAS_EMPTY Procedure is called by the
r't
   Delete entry procedure. The procedure will search the
*
   alias table to determine if the table is empty. If the
                                                     *
*
                                                     X,t
   alias table is empty, the variable Alias table_empty
¥
   is set equal to true and returned. If the table is not
*
                                                     *
   empty, Alias_table_empty is set equal to false.
                                                     *
**************
```

EXIT

```
CHECK_IF_AIIAS_EMPTY PROCETURE
   RETURNS ( ALIAS TABLE EMPTY
                             EYTE )
              BYTE
   LOCAL
         I
   I := 2
   DO
       IF I = AIIAS TABLE LIMIT THEN
          AIIAS_TABLE_EMPTI := TRUF
          EXIT
       ELSE
          IF ALIAS_TAFLE.ALIAS_ENTRY[I].UNIQUE_ID<> THEN
              ALIAS_TABLE_EMPTY := FALSE
              BXIT
          FISE
              I += 1
          FI
       FI
   OD
END
   - CFECK_IF_ALIAS_EMPTY
*
   The CHECK_IOCAI_MTMORY Procedure is called from the In *
   procedure. The procedure determines if the segment is
   in the processor's local memory by examining the MMJ
   image for each connected process. If the segment is in
   the local memory, the variable Test is set equal to
ı'n
                                                     X:
   true, otherwise it is set equal to false.
CFECK_LOCAL_MEMORY
                 PROCEDURE ( INDEX
   RETURNS ( T'ST
                 FALE )
   LOCAL.
                 BYTE
           SEG_NO
                   FYIE
   I := 0
   DC
       IF I = MAX DBR NO THEN
          TEST := NOT IN LOCAL MEYORY
          RETURN
       FI
       SEG_NC := ( I_AST[INDEX].SEGMENT_NO_ACCESS_AUTH[I]
                   AND %(2)01111111 7
       IF SEG NO <> @
                     TEEN
              (MMU_IMAGF[I].SDR[SEG_NO].ATTRIBUTES
                                                ANT
                  TEST := IN_LOCAL_MEMORY
              RETURN
          FI
       FI
```

ALCO TRANSPORT

```
I += 1
OF CHECK_LOCAL_MEMORY
```

```
χŧ
1,1
   The CHFCY_FOR_REMOVAL Procedure is called by the Deact-*
   ivate procedure. The procedure will determine if the
   segment is active in any L_AST and if it has any active*
7,7
   dependents. If the segment is not active and does not
   have any active dependents, the G_AST entry is removed.*
PROCEDURE ( INDEX
CHECK_FOR_REMOVAL
   LOCAL
               ETTE
           I
           TEST BYTE
   ENTRY
   TEST := FAISE
   I := €
   DO
       IF I = NO_OF_PROCESSORS
                                  TEST = TRUE
                           ORIF
          FXIT
      FI
       IF G AST[INDEX].PROCESSORS I_ASTE_NO[I] <> @
         TEST = TRUE
      FI
       I += 1
   Or
   P= G AST [INDEX] .NO ACTIVE_DEPENDENTS=0
     ANDIF TEST = FAISE
      G AST[INDEX] .UNIQUE ID1 := AVAILABLE
END CHECK_FOP_REMOVAL
*
   The CHECK IF OTHERS ACTIVE Procedure is called by the
*
   Delete entry procedure. The procedure will check to
                                                   *
*
                                                   *
   determine if a segment is active in any I_AST. If the
   segment is active, the variable Others active is set
                                                   χ.
1
                                                   *
   equal to true, otherwise it is set equal to false.
我们长力放弃我大力大力大力大力,我也就不会不要不够不要不要不要不要不要不要不要不要不要不要不要不要不要不要不要不事!!
CHECK IF OTHERS ACTIVE PROCEDURE ( INDEX
                                      WORD )
```

```
RETTRNS ( OTFERS_ACTIVE
                            BYTE '
   LOCAL
           I
                BYTE
    ENTRY
    I := 0
   DO
      IF I * NO_OF_PROCESSORS THEN
          OTFERS_ACTIVE := FALSE
          RETURN
      FI
      IF G_AST[INDEX].PROCESSORS_L_ASTE_NO[I] <> @
          OTHERS_ACTIVE := TPUE
          RETURN
      γI
      I += 1
    OD
END
    CFECK_IF_OTFERS_ACTIVE
1 ********************************
                                                         *
*
                                                         4
χt
   The ACTIVE_IN_I_AST Procedure is called by the Feact-
3,1
                                                         *
   ivate procedure. The procedure will search the Seg-
*
   ment_#/Access_auth field of a segment to determine if
                                                         X.
    the segment is active in the L_AST. If the segment is
                                                         *
X,t
    active, the variable Check will be set equal to True
                                                         *
*
    and returned.
1,8
                                                         *
***********
ACTIVE_IN_L_AST
                PROCETURE
                                    WORD )
                            INDET
                     FYTE
    RETURNS ( CHECK
   LCCAL
            I
                 FYTE
   ENTRY
    I := 6
   CHECK := FAISE
   DO
                           ORIF CHECK = TRUE
       IF
           I = MAX_DPR_NO
           RETURN
       FI
          I_AST[INDEX].SECMENT_NO_ACCESS_AUTH <> @
           CFICK := TFUE
       FI
       I += 1
   OD
    ACTIVE_IN_I_AST
```

1

1 1 2

No company

*:

<u>| ***********************************</u>

*

```
The UPDATE_I_AST_ACCESS Procedure is called by the In
   procedure. The procedure will set the read/write bit
3,4
   of the appropriate segment_#/access_auth field of the
   L_AST to a one if the process has write access or to a *
*
   zero if the process has read access.
UPDATE L AST ACCESS PROCEDURE(INDEX WORD.ACCESS AUTH FYTE.
                            DBR NO BYTE )
   LOCAL
            SEG NO
                       WORD
   ENTRY
   SEG NO := L AST[INDEX].SEGMENT_NO_ACCESS_AUTH[DER_NO]
   IF ACCESS AUTH = WRITE
                       THEN
       L_AST[INDEX].SEGMENT_NO_ACCESS_AUTH[DER_NC] :=
                            SEG NO 02 %(2)10020020
   ELSE
       L_AST[INEXX].SEGMENT_NO_ACCESS_AUTH[DBR_NO] :=
                             SEG NO AND %(2)@11111111
   UPDATE_L_AST_ACCESS
*
*
   The SEARCH_G_AST Procedure is called by the Activate
1,1
                                                    *
   procedure. The procedure will search the G_AST to
   determine if a passed segment's unique_id exists in
   the G_AST. If the unique_id is found, a success code
   of found and the G AST index are returned. If the
                                                    χt
   segment is not found, a success code of not_found is
                                                    1,5
   returned.
۲'n
SEARCH_G_AST
             PROCEDURE (SEG ID
                               IONGWORD)
  RETURNS (SUCCESS
                   EYTE, INDEX
                               (IRON
  LOCAL
         I
                    MOSD
  I := @
  IIOOP: DO
     IF I => G_AST_LIMIT THEN
       SUCCESS := NOT FOUND
        INDEX := NUII
        RETURN
     FI
     IF G_AST[I].UNIQUE_ID1 = SEG_IL THEN
```

```
INDFX := I
        RETURN
     FI
     I += 1
  CD
END SEARCH_G_AST
********************
1,1
   The GET_L_AST_INDEX Procedure is called by the Make_
*
   I_AST_entry procedure. The procedure will search the
   L AST from top down until an available index is found.
   If an index is not found, a success code of I AST full
ホ
   is returned. If an index is found, the index, and a
1,1
   success_code of valid are returned.
GET_L_AST_NO_INDEX
                     PROCEDURE
  RETURN ( SUCCESS_CODE LYTE , L_INDEX
                                       MORDI
              WORD
  LOCAL
         I
  ENTRY
  SUCCESS_CODE := VALID
  I := 0
  ILOOF: DC
     IF I => I_AST_IIMIT THEN
        SUCCESS_CODE := L_AST_FULL
        RETURN
     FI
     IF I_AST[I].MEMORY_ADDR = AVAIIABLE THEN
        I INDEX := I
        I_AST[I].MEMOPY_ADDF := ACTIVE
        HEMMIN
     FI
     I += 1
```

X;

*

*

*

SUCCESS := FOUND

OD

END GET_I_AST_NO_INDEX

```
*
*
   The GET_G_AST_INDEX Procedure is called from the Make_
                                                   *
*
   G AST entry procedure. The procedure will search the
3,5
                                                   X.
   G_AST from the top down until an available index is
쑈
   found. If an index is not found, a success_code of
                                                   *
*
   G_AST_full is returned. If an index is found, the index*
*
   and a success_code of valid are returned.
*
GET_G_AST_INDEX
                PROCEDURE
  RETURN ( SUCCESS_CODE BYTE , INDEX
                                    WOPD)
  LOCAL
         Ι
             YORD
  ENTEY
  SUCCE S_CODE
              := VALID
  I := 0
  ILOOP: DO
     IF I => G_4ST_IIMIT THEN
       SUCCESS_CODE := G_AST_FULL
       RETURN
     FI
     IF G AST[I].UNIQUID ID1 = NULL THEN
       INDEY := I
       RETURN
     FI
     I += 1
  OL
END GET_G_AST_INDEX
**
                                                   *
*
                                                   *
   The MAKE_G_AST_ENTRY Procedure is called from the
*
   Activate procedure. The procedure will obtain an
                                                   *
*;
   index into the G AST and enter the appropriate data
                                                   *
*
                                                   **
   from the alias table. The flag bits are set to not
**
   written and not writable. The eventcounts and ticket
*
                                                   X:
   fields are set to zero. The processor L ASTE # fields
                                                   ¥.
*
   are set to null. If the entry is successfully made,
1,5
                                                   *
   a success code of valid will be returned.
*
                                                   z¦:
MAKE_G_AST_ENTRY PROCEDURE (PAR_INDEX
                                   WORD, ENTRY NO
                                                WCRD)
  RETURNS ( SUCCESS_CODE
                      LYTE, INTEX
                                  WORD )
  LOCAL
            Ι
                  WORD
  ENTEY
   SUCCESS CODE. INTEX := GET G AST ENTRY
```

THE PROPERTY OF THE PROPERTY O

```
IF SUCCESS CODE = VALID
                                THEN
      G AST[INDEX].UNIQUID_ID1 := ALIA3_TABLE.ALIAS_ENTRY[
                                        ENTRY NO].UNIQUID_ID
      G AST[INDEX].GIOBAL_ADDR := ACTIVE
      G AST[INDEX].FLAG_BITS := G_AST[INDEX].FLAG_BITS
                                 AND ( NOT WRITTEN MASK )
      G AST[INDEX].FLAG_BITS := G_AST[INDEX].FLAG_BITS
                                 AND ( NOT WRITABLE MASK )
      G_AST[INDEX].G_ASTE_NO_PAR := PAR_INDEX
      G AST [INDEX] . NO_ACTIVE_IN_MEMORY := 0
        "AST [INDEX] . NO ACTIVE DEPENDENTS := @
      G AST [INDEX] .SIZE1 := ALIAS_TABLE.ALIAS_ENTRY[
                                     ENTRY NC ].SIZE
      G AST [INDEX] . PAGE TABLE LOC1 :=
           ALIAS_TABLE.ALIAS_ENTRY[ENTRY_NO].PAGF_TABLE_LOC
      G AST [INDEX] .ALIAS_TABLE_LOC1 :=
           ALIAS_TABLE.ALIAS_ENTRY[ENTRY_NO].ALIAS_TABLE_LOC
      G AST[INDEX].INSTANCE1 := 0
       G AST[INTEX].INSTANCE2 := 0
        AST [INDEX] .SECUENCER := 0
       I := 0
       ILOOP: DO
          IF I = NO_OF_PPOCESSORS THEN
             EXIT
          FI
          G_AST[INDEX].PROCESSOFS_L_ASTE_NO[I] := NULL
       OD
       SUCCESS CODE := VALID
    71
TND MAKE_G_AST_ENTRY
```

```
Y,£
*
                                                *
   The MAPE I_AST_ENTRY Procedure is called from the
                                                *
   activate procedure. The procedure will obtain an
                                                3,2
   index into the L_AST and enter the appropriate data.
                                                *
   The memory_addr field is set to active, the segment_
*
                                                X۲
   #/access_auth fields are initialized to zero, and
                                                *
   the passed segment number is entered into the ap-
*
                                                *
   propriate location. If the entry is successfully
*
                                                *
   made, a success_code of valid is returned.
**
                                                XX.
```

MAKE I AST ENTRY PROCEDURE (DER_NO BYTE, SEGMENT_NO WORD)
RETURNS (SUCCESS_CODE FYTE, I_INCEX WORD)
IGCAL I BYTE

```
SEG NO
                    WORD
   ENTRY
   SUCCESS_CODE. L_INDEX := GET_L_AST_INTEX
       SUCCESS CODE <> VALID THEN
   IF
                                    RETURN
   L_AST[I_INDEX] .MEMORY_ADDR := ACTIVE
   DO
      I_AST[L_INDEX].SEGMENT_NO_ACCESS_AUTH[I] := 0
          I >= MAX_DBR_NO
      JF
                          THEN
                                 EXIT
      FI
   OD
   I AST[I_INDEX].SEGMENT NO ACCESS AUTH[DBR NO]:=SEGMENT NO
END MAKE_I_AST_ENTRY
**
Ħ
                                                       ų,
   The DEACTIVATE_AIL Procedure is called by the
   Detete_entry procedure and by the Main_line
                                                       *
*
   procedure. The procedure will deactivate the
                                                       *
**
                                                       *
   deleted segment from all connected process
   address space. The G_AST index and the I_AST
                                                       :
*
                                                       3,E
   index for the deleted segment are passed to the
*
                                                       λ¦t
   procedure. If the segment was successfully
*
                                                       X:
   deactivated from all connected processes, a
*
   success_code of valid is returned.
                                                       ‡:
DFACTIVATE_ALL PROCEDURE ( INDEX
                                WORD, I INDEX
                                              WOPI '
   RETURNS ( SUCCESS CODE
   ICCAL
             PYTE
         I
   ENTRY
      I := \emptyset
      DO
          IF I = MAX_DBR_NC
                             THEN
                                   EFIT
          FI
              L_AST[I_INTEX].SEGMENT_NO_ACCESS_AUTF[I]
                                        <> ZĒPO
                                                 TEEN
              SUCCESS CODE := DEACTIVAE ( I. INDEX )
                 SUCCESS_CODE <> SEG_DFACTIVATED
                 RETUPN
              FI
           FI
           I += 1
       OD
       SUCCESS CODE := VALID
END
    DEACTIVATE ALL
```

Tank Contract

```
*
    The SIGNAL OTHER MEMORY MANAGER Procedure is called
                                                        *
*
                                                        3,1
    by the In procedure. The procedure will signal
*
                                                        *
    a memory manager to move a segment from its local
*
   memory to global memory. When the segment is moved
                                                        3,5
2.
    to global memory the procedure will signal all other
                                                        3,7
*
    connected memory managers to update their local
                                                        3,0
*,*
   databases. The global address for the transfer
                                                        *
*
                                                        *
   is passed. A success code is returned to indicate
*
    the success of the operation.
                                                        X.
**
                                                        3,5
SIGNAL_OTHEF_MEMORY_MANAGERS
                             PROCEDURE (
             SEG_INDEX
                      WORD, ADDR
                                   WORD )
    RETURNS ( SUCCESS_CODE
                            EYTE )
    IOCAL
      PROCESSOR_NO
                  BYTF
      FIRST
      L ENTRY NO
                  WORD
      VALID_MSG
                  BYTE
      McG
                 ARRAY [MAX_MSG_SIZE PYTE]
    ENTRY
      FIRST := TRUE
      PPOCESSOR_NC
                   := @
      DO
            PROCESSOR NO = PROCESSOR ID
                                        THEN
             PROCESSOF NO +=
        FI
        IF
            PROCESSOR_NO >= NO_OF_PROCESORS
                                             THEN
           EYIT
        I_ENTRY_NO := G_AST[SEG_INDEY].PROCESSOR_I_ASTE_NO[
                                       PROCESSOR ID ]
            I ENTRY NO <> NULL
                                  THEN
            IŦ
              FIRST =
                        TRUE
                                THEN
               FIRST :=
                        FALSE
                  PROCESSOR NO
               CASE 9
                        TEEN
                SIGNAL ( VP_ID. MEMORY_MANAGER @. MCVE.
                L_ENTRY_NO, ADDR, G_AST(SEG_INTEX).SIZE
                VP_ID, MSG := WAIT
               CHECK IF VALID MSG
                                   ***
                VALIT_MSG := VALIDATE WAIT_MESSAGE (MSG)
               FI
            ELSE
```

```
VP_ID, MSG := WAIT
           ***
                 CEECK IF VALID MSG
                 VALID_MSG := VALIDATE_WAIT_MESSAGE(MSG)
               FI
            FI
        FI
        PROCESSOR_NO
        VAIID_MSG TFEN
          SUCCESS_CODE := VALID
      ELST
          SUCCESS_CODE := INVALID
      FΙ
END SIGNAL_OTFER_MEMORY_MANAGERS
*********************************
**
                                                       $,2
                                                       *
   The CREATE ENTRY Procedure is called by
                                                       X:
   Main line procedure. The procedure will create
   an entry irto the alias table and allocate sec-
   ondary storage for the created segment. If the
                                                       3,8
   alias table does not exist, the procedure will
   create an alias table on Secondary Storage.
                                                       *
   A unique id is assigned to the segment and the
*
                                                       a't
   appropriate data is entered into the table.
*
   If the function is successfully completed, a
*
                                                       *
   success code of segment created is returned.
CREATE ENTRY
             PROCEDURE ( PAR INDEX
                                 WORD. ENTRY NO
               SIZE WORD, CLASS
                               EYTE )
  H TRNS
           ( SUCCESS CODE BYTE )
             PAGE_TABLE_LOC
                              WORD
   LOCAL
             BLKS
                      WORD
  ENTPY
     BIKS := SIZE / BIK SIZE
```

IF PROCESSOR_NO

e Then

SIGNAL(VP_ID, MEMORY_MANAGER 6, UPTATE, L_ENTPY_NO, ADDR. G_AST (SEG_INTEX).SIZT \

CASE

IF G_AST[PAR_INDEX].G_ASTE_NO_FAR <> ZFRO THEN SUCCESS_COLF := CREATE_ALAIS_TABLE(PAR_INTEX)

IF SUCCESS CODE <> VALID THEN

RETURN

FI

```
FI
       SUCCESS_CODE := FEAD_ALIAS_TABLE(
             G_AST [PAR_INDEX] .ALIAS_TABLE_LOC1, #ALIAS_TABLE)
       IF SUCCESS_CODE <> VALID THEN
           RETURN
       FI
       IF ALIAS TABLE.ALIAS ENTRY [ENTRY NO].UNIQUID ID <> @
           SUCCESS CODE := DUPLICATE ENTRY
           RETUPN
       FI
      PAGE_TABLE_LOC, SUCCESS_CODE := ALLOC_SEC_STORAGE(
       IF SUCCESS CODE <> VALID THEN
           RETURN
      FI
       ALIAS_TABLE.ALIAS_ENTRY[ENTRY_NO].UNIQUE_ID,
                              SUCCESS CODE := GET UNIO ID
           SUCCESS CODE <> VALID THEN
            RETURN
      FI
      ALIAS_TAPLE.ALIAS_ENTRY[ENTRY_NO].SIZE := SIZE
ALIAS_TABLE.ALIAS_ENTRY[ENTRY_NO].CLASS := CLASS
      ALIAS_TABLE.ALIAS_ENTRY[ENTRY_NO].PAGE_TABLE_LOC :=
      PAGE TABLE LOC
ALIAS TABLE.ALIAS ENTRY [ENTRY NO].ALIAS TABLE LOC := 0
      SUCCESS CODF := WRITE_ALIAS_TABLE(G_AST[FAR_INDFX].
                          ALIAS_TABLE_LOC, #ALIAS_TAFLE )
           SUCCESS CODE = VAI\overline{I}D
                                   THEN
          SUCCESS_CODE := SEG_CREATED
      FI
END
     CREATE_ENTRY
```

```
*
                                                            *
ı¦t
                                                            χ;
    The DELETE ENTRY Procedure is called by the Main-
*
                                                            Χŧ
    line procedure. The procedure will remove a segment
    from secondary storage by deleting its entry in its mentor seement's alias table and deallocating its
                                                            *
                                                            1,1
*
    allotted secondary storage. Fefore the segment is
                                                            X:
    deleted, the G AST is checked to ensure that no other
*
    process holds the segment active, and that the segment *
*
    is not a mentor segment. If the segment is a mentor
    segment, deletion is not allowed. If the segment is
*
    active, those processes will be signaled to deactivate *
*
                                                            ×
    the procedure. When the segment is deactivated, it
3,5
                                                            :
    will be deleted. If the deletion is successful, a
                                                            *
    success code of see deleted will be returned.
                                                            **
```

```
*****************************
DELFTE ENTRY PROCEDURE ( PAR INDEX WORD . ENTRY NO WOPD )
 RETURNS ( SUCCESS COLE BYTE )
LOCAL I INDEX WORD
        INDEX
                WORL
              BYTE
        ALIAS TABLE EMPTY
                           EYTE
        OTHERS ACTIVE
                           BYTE
 ENTRY
   IF G_AST [FAR_INDEX] .ALIAS_TABLE_LOC1 <> NULL THEN
      SUCCESS CODE := READ_ALAIS TABLE ( G_AST[PAR INDEX].
                    AIIAS_TABLE_LOC1, #ALIAS_TABLE )
   ELSE
       SUCCESS_COIE := NO_CHILD_TO_PELETE
   IF SUCCESS CODE <> VALID
       RETURN
   FI
   ALIAS TABLE EMPTY := CHECK IF_ALIAS EMPTY
      ATTAS_TABLF_EMPTY = TRUE THEN
      SUCCESS_CODE = FOUND THEN
        I INDEX := G AST [PAR INDEX] .PROCESSORS_I_ASTE_NO[
                  PROCESSOR ID]
           L INDEX <> NULL THEN
            SUCCESS_CODE := DEACTIVATE_ALL(INDEX, I_INDEX)
            IF SUCCESS_CODE <> VALID THEN
               RETURN
            FI
         FI
         OTFERS_ACTIVE := CHECK_IF_OTFERS_ACTIVE
            OTHERS ACTIVE = TRUE
                                  THEN
            SIGNAL OTHERS TO DEACTIVATE ALL
         FI
      FI
      DELETE_SEG ( ENTRY_NO )
      ALIAS TABLE.ALIAS ENTRY [ENTRY NO]. UNIQUE ID := 0
      SUCCESS CODE := WRITE_ALIAS_TABLE ( G_AST[PAR_INTFX].
                        ALTAS_TABLE_LOC1. FALTAS_TABLE )
      IF
          SUCCESS COPE = VALID THEN
          SUCCESS CODE := SEG DELETED
      FI
   FIST
       SUCCESS CODE := DEPENDENTS EXIST
END DETETE FATRY
```

```
*
                                                          z:
አቱ
     The ACTIVATY Procedure is called by the Main line
                                                          *
2:
                                                          *
     procedure. The purpose of activate is to add a
*
     segment to the user's address space. The procedure
                                                          3,8
*
     is passed the segment_#, the parent's handle, and
2,1
     the entry number into the alias table for the
*
     segment. The procedure returns the size.
                                                          źż
     class., and the handle for the activated segment
*
     The G AST is searched to determine if the segment
*
     is already active. If the segment is active and
*
    not in the L_AST, an entry is made in the L_AST and the G_AST is updated. If the segment is active
     in both the G_AST and the L_AST, the entries are
*
    updated. If the segment was not active, entries
     are made in both the G_AST and the L AST.
*
    If the operation was successfully completed, a
*
                                                          ×
     success_code of seg_activated is returned.
ACTIVATE
          PROCEDURE (DER NO BYTE, PAR INDEX WORD.
                    ENTRY_NO WORD, SEGMENT_NO FYTE )
    RETURNS
             ( SUCCESS_COTE BYTE , G_AST_HANDLE FANDLE .
                      BYTE, SIZE
               CLASS
                                   WORD )
    IOCAL
           I INDEX
                     WORD
           INDEX
                       WORE
    ENTRY
     IF G_AST[PAR_INDEX].ALIAS_TAFLE_LOC1 <> ZERO
        SUCCESS_CODE := READ_ALIAS_MARLE/G_AST[PAR_INTEX].
                        ALIAS_TABLE_LOC1. #ALIAS_TABLE)
     ELSE
         SUCCESS_CODF := NO_LEAF_EXIST
     FI
     IF SUCCESS_CODE <> VALID THEN
         PETTEN
     FI
     SUCCESS_CODE , INDEX := SEARCH_G_AST (
               ALIAS_TAPLE.ALIAS_ENTRY [ENTRY_NO].UNIQUE_IL)
         SUCCESS CODE = FOUND
                                 THEN
        I_INDEX := G_AST[INDEX].PROCESSORS_I_ASTE_NO[
                                    PROCESSOR ID
        IF I INDEX <> NULL
                                THEN
          I_AST[L_INDFX].SEGMENT_NO_ACCESS_AUTH[DBR_NO] :=
                                       SEGMENT NO
        ELSE
          SUCCESS CODE, L_INDEX := MAKE I AST ENTRY (
                                     DER NO. SEGMENT NO )
              SUCCESS CODE <>
                                VALID TEEN
             RETURN
          FI
```

```
G AST[INDEX].FROCESSORS I ASTE NO[PROCESSOR ID]
                             := L_INDEX
         IF
             G_AST[INTEX].ALIAS_TAPLE_LOC1 = NULL
            G_AST[PAR_INDEX].NO_DEPFNDENTS_ACTIVE
         FI
      ELSE
         SUCCESS_CODE, INDEX := MAKE_G_AST_ENTRY(FNTRY_NO)
             SUCCESS_CODE = G AST FULL THEN
            RETURN
         FI
         SUCCESS_CODE, L_INDEX := MAKE_I_AST_ENTRY (
                                   PAR INDEX. ENTRY NO \
             SUCCESS_CODE = L_AST_FULL
             RETURN
         FI
         G_AST[INDEX] .PROCESSORS_L_ASTE_NO[PFOCESSOP_ID] :=
                                            I_INDEX
      FI
      SUCCESS_CODE := SEG_ACTIVATED
            := ALIAS TABLE.ALIAS ENTRY [ENTRY NO].SIZE
      CLASS := AIIAS_TABLE.ALIAS_ENTFY[ENTRY NO].CLASS
      G_AST_HANDIE.UNIQUE_ID2 :=G_AST[INDEX].UNIQUE_ID1
      G AST HANDLE.INDEX := INDEX
PND
     ACTIVATE
*
*
    The SWAP_OUT Procedure is called by the Main_line
                                                          *
*;
                                                          *
    procedure or the Peactivate procedure.
*
                                                          坎
    procedure will remove a segment from main memory
3,2
    and store it on secondary storage. The procedure
ポ
    is passed the process' DER_# and the G_AST index
                                                          3,5
*
                                                          *
    for the segment to be swapped out of memory.
3,3
    A success code is returned to indicate the success
    of the operation. The procedure removes the
                                                          ×
*
    segment from the process' MMU_Image and if not
                                                          ×
**
    shared, it is returned to secondary storage
*
                                                          3,2
    and memory deallocated. Shared segments remain in
*
    memory until all processes have swapped the segment
                                                          *
¥,¢
    out of main memory.
                                                          *
1,2
*********************************
SWAP OUT
        PROCEDURE ( DER_NO BYTE, INDEX
    RETURNS ( SUCCESS_CODE
                          EYTE )
    IOCAL
           BIKS
                 WORD
            L INDEX WORD
           SEG NO
                    WORD
```

```
ENTRY
 BIKS := G_AST[INDEX].SIZE1 / BIK_SIZE
 L_INDEX:=G_AST[INDEX].PROCESSOR_L_ASTE_NO[PROCESSOR_ID]
 SEG_NO := I_AST[L_INDEX].SEGMENT_NO_ACCESS_AUTH[DPP_NO]
 FREE PROCESS VIRTUAL CORE ( BLKS )
 DELETE_MMU_ENTRY ( DBR_NO, SEG_NO )
 G AST [INDEX] . NO ACTIVE IN MEMORY -= 1
 IF (MMU_IMAGE[DER_NO].SDR[SEG_NO].ATTRIBUTES
                            WRITTEN_MASK) <> @
      G_AST[INDEX].FIAG_BITS := G_AST[INDEX].FIAG_PITS OR
                                             WRITTEN_MASK
  FI
      G_AST[INDEX].GLOBAL_ADDR = NULL
  IF
         G_AST[INDEX] .NO_ACTIVE_IN_MEMORY = @ ANDIF
         (G_AST[INDEX].FLAG_BITS AND WRITTEN_MASK) <> @
      THEN
         SUCCESS_CODE := WRITE_SEGMENT ( G_AST[INDEX].
                            PAGE_TABLE_LOC, L_AST[L_INDEX].
                            MEMORY_ADDR )
         IF SUCCESS_CODE <> VALID THEN
            RETURN
         FREE_LOCAL_BIT_MAP ( I_AST[I_INDEX] . MEMORY_ADDR.
      EISE
              G_AST[INDEX] .NO_ACTIVE_IN_MEMORY = @
          IF
              FREE_LOCAL_BIT_MAP ( L_AST[L_INDEX].
                                     MEMORY ADDR. FLKS )
          FI
       FI
   ELSE
           G_AST[INDEX].NO_ACTIVE_IN_MEMORY = @
       (G_AST[INDEX].FLAG_BITS AND WRITTEN_MASK) <> @ THEN
           SUCCESS_COTE := WRITE_SEGMENT ( G_AST[INDFX].
                PAGE_TABLE_LOCI, G_AST[INDEX].GIOBAL_ADDR )
               SUCCESS CODE <> VALID THEN
               RETURN
           FREE_GIOBAL_BIT_MAP ( G_AST[INDEX].GIOBAL_ADDR,
                                                     BIKS 1
        EISE
               G_AST[INDEX] .NO_ACTIVE_IN_MEMORY = &
             FREE_GLOBAL_BIT_MAP( G_AST[INDEX].GLOBAL_ADDR.
                                                     BLES )
            FI
        FI
   SUCCESS_CODE := SWAPPED_OUT
END SWAP_OUT
```

```
*
*
                                                          *
    The DEACTIVATE Procedure is called by the
*
                                                          44
     the Main_line procedure, the Deactivate_all
*
    procedure, or the Delete_entry procedure.
    The purpose of deactivate is to remove a segment
    from a process' address space. The segment is
*
                                                          *
*
    removed by deleting the segment number from the
χŧ
    L_AST. If no other processes have the segment
*
    active and no children are active, the entry
*
    is removed from the L_AST and the G_AST.
Xt
    The process' DBR # and the deactivated segment's
×
    G AST index are passed to the procedure. A
*
    success_code is returned to indicate the success
3,t
                                                          *
     of the operation.
ź
PROCEDURE ( DER_NO_BYTE, INDEX WORD )
PEACTIVATE
  RETURNS
            ( SUCCESS_CODE EYTE )
                    WORD
  LOCAL
          I INDEX
          SEG NO
                     BITE .
          CFECK
                    BYTE
          PAR_INDEX WORD
   ENTRY
   PAR_INDEX := G_AST[INDEX].G_ASTE_NO_PAR
   L_INDEX := G_AST[INDEX].PROCESSOR_L_ASTE_NO[PROCESSOR_ID]
  SEG_NO := L_AST[L_INDEX].SEGMENT_NO_ACCESS_AUTH[DER_NO]
IF G_AST[INDEX].NO_ACTIVE_IN_MEMORY <> @ THEN
     IF (MMU_IMAGE[DBE_NO].SDR[SEG_NO].ATTRIBUTES AND
                        IN MEMORY MASK) = 25R0
        SUCCESS_CODE := SWAP_OUT ( DER_NO, INTEX )
           SUCCESS_CODE <> SWAPPED OUT
           RETURN
        FI
     FI
  FI
    _AST[I_INDEX].SEGMENT_NO_ACCESS_AUTH[DBR_NO] := @
   CHECK := ACTIVE_IN_L_AST( L_INDEX )
      CHECK = 0
                THEN
     I AST[L INDEX] .MEMORY ADDR := AVAIIABLE
   FI
      PAR INDEX <> 0
                       THEN
     G_AST[PAR_INDEX] .NO_ACTIVE_DEPENDENTS -= 1
     CHECK FOR REMOVAL ( PAR_INDEX )
   CHECK_FOR_REMOVAL ( INDEX )
   SUCCESS_CODE := SEG_DEACTIVATED
END DEACTIVATE
```

ł

```
*******************************
2,2
     The MOVE_TO_GLOBAL Procedure is called by the
                                                             x¦t
*
                                                             *
     Main line procedure. The procedure is called to
*
                                                             ×
     to move a shared and writable segment to glotal
*
     memory. The procedure is passed the L_AST index.
*
     the size, and the global address for the move.
ń
     A success_code is returned to indicate the
     success of the operation. The procedure locates
*
     the segment in its local memory, transfers the
X,I
     segment to global memory, and deallocates the
     local memory.
MOVE_TO_GLOBAL PROCETURE ( L_INDEX
                                     WCRD. GLOFAL APDR
                             ADDRESS. SIZE
    RETURNS ( SUCCESS_CODE
                             LYTE )
    LOCAL
             SEG_NO
                      PYTE
             I
                     BYTE
    ENTRY
    MEMORY_MOVE ( L_AST[L_INDEX].MEMORY_ADDR, GLOFAL_ADLR,
                                               SIZE )
    L_AST[L_INDEX].MEMORY_ADDR
                                     ACTIVE
    I := 6
    DO
       13
           I = MAX_DER_NO
                          THEN
                                   EXIT
       FI
       SEG_NO := L_AST[L_INDEX].SEGMENT_NO_ACCESS_AUTF[I]
                       %(2)61111111
                  AND
           SEG_NO <> @ ANTIF (MMU_IMAGE[I].SDR[SEG_NO].

ATTRIBUTES AND IN MEMORY MASK) = @ THEN
MMU_IMAGE[I].SDR[SEG_NO].PASE_ADDR := GLOBAL_ADDR
       FI
       I += 1
     OD
     FREE_IOCAI_BIT_MAF ( I_AST[LINCEX].MEMORY_ADER, BLKS )
     SUCCESS CODE := VALID
     MOV TO GIUBAL
END
```

```
*
*
   The SWAP IN Procedure is called by the Main_line
   procedure. The procedure will transfer a segment
*
   from secondary storage to main memory. The procedure
                                                          χţ,
*
   is passed the process' DER_#, the segment's G_AST
                                                          **
                                                          *
   index, and the authorized access to the segment.
X;
                                                          3,1
*
    A success_code is returned to indicate the
                                                          *
*
    success of the operation. ( successful = swapped_in )
   If the segment is not already in memory, the appro-
ĸ,
*
    priate memory is allocated and the segment is trans-
   fered to the allocated memory. If the segment is
                                                          *
χt
                                                          *
**
    writable and shared, the segment is transfered into
                                                          X,
χt
    plobal memory.
                                                          **
BYTE )
SWAP IN PROCEDURE (INDFX WORD, TBR_NO BITE, ACCESS_AUTH
    RETURNS ( SUCCESS CODE EYTE )
    LOCAL
          BIKS
                word.
          TEST
                BYTE
          SEG NO BYTE
          L INDEX WORD
          FASE ADDR ADDRESS
    ENTRY
    BLKS := G_AST[INDEX].SIZE / BLK_SIZE
    L_INDEX: =G_AST[INTEX] .PROCESSOR_L_ASTE_NO[PROCESSOR_ID]
    SEG_NO := I_AST[L_INDEX].SEGMENT_NO_ACCESS_AUTH[DER_NO]
    SUCCESS_COPE := CFFCK_MAX_VIRTUAL_CORE ( DER_NO, BLES )
    IF SUCCESS_COIE = VIRTUAL_CORE_FULL
       RETURN
    FI
    G_AST[INDEX].NO_ACTIVE_IN_MEMORY += 1
       ACCESS_AUTH = WRITE
                            THEN
       G_AST[INDEX].FLAG_BITS := G_AST[INDEX].FLAG_BITS OR
                                             WRITAFLE MASK
    FI
        (G_AST[INDEX].FLAG_BITS AND WRITABLE_MASK) = &
    OFIF G_AST[INDEX].NO_ACTIVE_IN_MEMORY <= 1
        TEST := CHECK_IOCAL_MEMORY ( I_INDEX )
           TEST <> IN LOCAL MEMORY THEN
          SUCCESS COLE BASE ADDR := ALLOC LOCAL MEMORY (FLKS)
IF SUCCESS CODE = LOCAL MEMORY FULL THEN
              RETURN
           FI
           SUCCESS_CODE := READ_SEGMENT ( G_AST[INLFX].
                               PAGE_TABLE_LOC1, EASE_ADDR )
               SUCCESS CODE <> VALID THEN
               FREE LOCAL BIT MAP ( BASE_ADDR, BIKS )
               RETURN
           FI
```

٠,

```
L_AST[L_INDEX] .MEMORY_ADDR := EASE_ADDR
       EISE
            BASF_ADDR := L_AST[L_INDEX].MEMORY_ADDR
       FI
   ELSE
       IF
           G_AST[INDEX].GLOBAL_ADDR = NULL
           SUCCESS_CODE, FASE_ADDR := ALLOC_GLOBAL_MEMORY
                                                   ELKS )
               SUCCESS_CODE = GLOBAL_MEMORY_FULL
                                                 THEN
              RETURN
           FI
           IF
               TEST = IN LOCAL
                               THEN
              SUCCESS_COTE := MOVE_TO_GLOBAL ( L_INDEX,
                              BASE_ADDR.G_AST[INDEX].SIZE1)
                                       THEN
              IF SUCCESS_CODE <> VALID
                 TREE_GLOBAL_BIT_MAP ( BASE_ADTR. FLKS )
                 RETURN
              FI
           FISE
              SUCCESS_CODE :=
              SIGNAL_OTHER_MEMORY_MANAGERS (INDEX, EASE_ADDR)
                  SUCCESS_COLE <> VALID THEN
                  RETURN
              FI
           FI
       EISE
           BASE_ADDR := G_AST[INDEX].GLOBAL_ADDR
       FI
   UPDATE_MMU_IMAGE(DFR_NO, SEG_NO, BASE_ADDR, ACCESS_AUTH,
                                                 FLKS )
   UPDATE_I_AST_ACCESS ( I_INDEX, ACCESS_AUTH, DEF_NC )
SUCCESS_CODE := SVAPPED_IN
END SWAP IN
*
                                                         *
*
   The MOVE_TO_LOCAL Procedure is called by the Main_
                                                         X:
                                                         X,t
*
   line procedure. The procedure is called when
   a segment no longer needs to be in global memory
                                                         *:
**
   and can be moved to local memory. The procedure
                                                         3,8
*;
   is passed the I AST index, size, and global address
*
   of the segment to be moved. A success_code is returned
7,1
                                                         *
    to indicate the success of the operation.
                                                         *
MOVE TO LOCAL
             PROCEDUPE ( L INDEX
                                  WORD, GIOFAL ADDR
                          ADDRESS. SIZE
```

.

```
RETURNS ( SUCCESS CODE LOCAL BASE_ADDRESS
                            BYTE )
                            ADDRESS
            SEG_NO
                      FYTE
                     BYTE
                     EYTE
            BLKS
     ENTRY
     BLKS := SIZE / BLK_SIZE
     SUCCESS CODE, BASE ADDRESS := ALLOC LOCAL MEMORY (FIKS)
         SUCCESS CODE <> VALID THEN
        RETURN
     FI
     MEMORY MOVE ( GLOBAL ADDR, EASE ADDRESS, SIZE )
     L AST [L INDEX] . MEMORY ADDR := BASE ADDRESS
     I := P.
     ro
        IF
            I = MAX_DBR_NO
                            THEN
                                  EXIT
        FI
        SEG_NO := L_AST[L_INDEX].SEGMENT_NO_ACCESS_AUTH[I]
                 AND %(2)01111111
         IF SEG_NO <> @ ANDIF (MMU_IMAGE[I].SDR[SEG_NO].
                  ATTRIBUTES AND I\bar{N} MEMORY MASK) = \bar{R} THEN
            MMU IMAGE[I].SDR[SEG NO].BASE_ADDR:=BASE_ADDRESS
          FI
          I += 1
      OD
     SUCCESS_CODE = VALID
END
     MOVE TO LOCAL
*
                                                            X:
                                                            *
    The UPDATE Procedure is called by the Main line
                                                            **
*
    procedure. The procedure is called to update the
                                                            3,0
    MMU images of process' connected to a segment
                                                            3;;
1
    that was moved to global memory by the Move to global
                                                            ۲,۰
    procedure. The procedure is passed the L AST index,
*
                                                            *
    the size, and the global address of the segment
3,
                                                            *
    that was moved to global address. A success code
***
                                                           ۲'n
    is returned to indicate the success of the operation.
                                                            *
************************************
        PROCEDURE ( L_INDEX
UPDATE
                             WORD, GLOBAL ADDR ADDRESS,
                                      SIZE
                                             WORD )
    RETURNS ( SUCCESS CODE
                             BYTE )
            SEG NO
                     FYTE
    IOCAL
            BIKS
                    BYTT
                    BYTE
    ENTEY
    I := 2
```

```
DO
       ΙF
          I = MAX DER NO
                             THEN
                                      EXIT
       FI
       SEG_NO := L_AST[L_INDEX].SEGMENT_NC_ACCESS_AUTH[I]
                   AND %(2)01111111
           SEG NO <> @ ANDIF (MMU IMAGT I].SDR[SEG NO].
          ATTPIBUTES AND IN MEMORY MASK ) = 0 THEN
          MMU_IMAGE[I].SDR[SEG_NO].BASE_ADDR := GLOBAL ADDR
       I += 1
    OD
    BLKS := SIZE / FLK_SIZE
    FREE LOCAL_BIT_MAP( L_AST[L_INDEX].MEMORY_ADDR, BLKS )
L_AST[L_INDEX].MEMORY_ADDR := ACTIVE
    STOCESS CODE := VALID
PND UPDATE
           ****
                     MAIN LINE CODE
                                         ****
SSECTION MAIN
MAIN LINE
           PROCEDURE
    LOCAL
            FUNCTION
                      EYTE
            ARGUMENTS ARRAY [ ??? BYTE]
            MSG
                       ARRAY [MAX_MSG_SIZE
                                             BYTE
            VP ID
                       FYTE
            SUCCESS CODE BYTE
  ENTRY
   INITIALIZE_PROCFSSOR_LOCAL_VARIAFLES
   DO
      CHECK_MSG_CUEUE
      VP ID. MSG := WAIT
           *** VALIDATE THE MSG FPOM WAIT ***
         FUNCTION. ARGUMENTS := VALIDATE MSG ( MSG )
      IF FUNCTION
        CASE CREATE_ENTRY
                            THEN
                                   SUCCESS_CODE :=
                                    CREATE ENTRY (ARGUMENTS)
                                   SUCCESS_CODE := DELETE_ENTRY(APG"MENTS)
        CASE DELETE ENTRY
                            THEN
        CASE ACTIVATE THEN SUCCESS CODE, HANDLE, CLASS, SIZE :=
                                    ACTIVATE (ARGUMENTS)
        CASE DEACTIVATE
                            THEN
                                   SUCCESS CODE :=
                                    DEACTIVATE (ARGUMENTS)
        CASE SWAP IN
                                 THEN SUCCESS CODE :=
                                    SWAP IN (ARGUMENTS)
        CASE SWAP OUT
                                  THEN SUCCESS CODE :=
                                    SWAP OUT (ARGUMENTS)
```

```
CASE MOVE_TO_LOCAL THEN SUCCESS CODE :=

MOVE_TO_LOCAL(ARGUMENTS)

CASE MOVE_TO_GIOBAL THEN SUCCESS_CODE :=

MOVE_TO_GLOBAL(ARGUMENTS)

CASE UPDATE THEN SUCCESS_CODE :=

UPDATE(ARGUMENTS)

CASE DEACTIVAE_ALL THEN SUCCESS_CODE :=

DEACTIVATE_ALL(ARGUMENTS)

FI

SIGNAL ( VP_ID, SUCCESS_CODE, ARGUMENTS )

OD

END MAIN_LINE
END MEMORY_MANAGER_PLZ_SYS MODULE
```

APPENDIX B - PLZ/ASM SOURCE LISTINGS

```
| ********************************
   THE PLZ/ASM MODULE WAS WRITTEN TO PROVIDE SUPPORT FOR
  THE SWAP IN THREAD [APPENDIX 3]. THE VALIDITY OF THE
  CODE HAS NOT BEEN THOROUGHLY TESTED, NOR HAS IT BEEN
  OPTIMIZED. THE CODE SIMULATES SECONDARY STORAGE IN
  MAIN MEMORY, AND WAS NOT INTENDED TO BE USED IN AN
  ACTUAL SYSTEM IMPLEMENTATION.
M_MGR_2 MODULE
                         * * * *
             VERS. 1.0
                                  1
CONSTANT
          FALSE
                           := Ø
          TRUE
                           := 1
          AVAILABLE
                           := 0
                                 I AST ENTRY AVAILABLE !
                                 I AST ENTRY ACTIVE !
          ACTIVE
                           := 1
          ZERO
                           := 3
          NULL
                           := %0000
          NULL_PAGE
                           := 0
          HBUG
                           := %A900
          MONITOR
                           := %059A
                 SUCCESS CODES
          INVALID
          AVTID
                           := 1
          FOUND
          NOT_FOUND
                           := 3
          SWAPPED_IN
                           := 4
          SWAPPED OUT
          SEG_ACTĪVATED
                           := 6
                           := 7
          SEG_DEACTIVATED
          SEG_CREATED
                           := 8
          SEG DELETED
                           := 9
          LEAF SEG EXISTS
                           := 10
          NO LEAF EXISTS
                           := 11
          G_ĀST_FŪLL
L_AST_FULL
                           := 12
                           := 13
           IN_LOCAL_MEMORY
                           := 14
          NOT_IN_LOCAL_MEM := 15
          LOCAL MEMORY FULL := 16
          GLOBAL MEM FULL
                          := 17
          VIRTUAL_CORE_FULL:= 18
          DUPLICATE_ENTRY
                          := 19
```

```
NO_CHILD_TO_DEL
                              := 20
           SEC STOR FULL
                              := 21
           DISK_ERROR
                              := 22
           ALIAS_DOES_NOT_EXIST := 23
  !
       ATTRIBUTE MASKS
                          - 1
                             := %(2)111111110
           READ_MASK
           WRITE_MASK
                             := %(2)000000001
           CHANGED_MASK
                             := %(2)01000000
           IN_MEMORY_MASK
                             := %(2)33000100
           CLEARED
                                                I CLEAR ATTR !
                              := 2
  1
       AUTHORIZED ACCESS
                              1
           READ
                              := 0
           WRITE
                              := 1
                              := %(2)90001000
           EXECUTE
            FLAG BITS FIELD MASKS
  1
                              := %(2)00000010
           WRITAPLE MASK
                              := %(2)90000100
           WRITTEN_MASK
  1
      DESIGN PARAMETERS
                              1
           BLK_SIZE
                              := 128
           MAX PAGE SIZE
                              := BLK_SIZE/2
           NO OF PROCESSORS := 1
                              := 4
           MAX_DBR_NO
                                    ! EVEN NC. OF DBR_#'S !
           G_AST_LIMIT
                                    I MAX ENTRIES IN G AST
                              := 16
           L AST LIMIT
                              := 16
                                     ! MAX ENTRIES IN L'AST !
           MAX_ENTRY_NO
                              := 10
                                    ! SIZE CF ALIAS TABLE !
                                     I NO. OF SEGMENT/PROCESS!
           NO_SEG_DESC_REG
                              := 3
           FST_POSS_FREE_RLK: 1
           DISK_MEM_BASE
                              := %9000
           MAX_POSS_D_BLKS
                              := 96
           GLOBAL MEM BASE
                             := %8000
           MAX_POSS_G_BLXS
                             := 32
                             := %6000
           LOCAL MEM BASE
           MAX_POSS_L_BLKS
                             := 64
           DISK_BIT_MAP_LOC := 0
TYPE
           ADDRESS
                               WORD
           ALIAC_HEADER
                               RECORD [
                                  SEG_PAGE_TABLE_LOC
                                                       WORD
                                  PAR_ALIAS_TABLE_LOC WORD ]
           SEG_DESC_REG
                                RECORD [
                                  BASE_ADDR
                                              ADDRESS
                                  LIMIT
                                               BYTE
                                  ATTRIBUTE
                                              BYTE ]
           ALIAS
                               RECORD [
                                  UNIQUE_ID
                                                 WORD
                                  CLASS
                                                 WORD
                                  SIZE
                                                 WORD
```

PAGE TABLE LOC WORD ALIAS TABLE LOC WORD]

UMM

RECORD [
SDR ARRAY [NO_SEG_DESC_REG]
SEG_DESC_REG]
BLKS_USED WORD
MAX_BLKS WORD]

GLOBAL

ISECTION G_DATA !

GLOBAL MEM_BIT_MAP ARRAY [MAX_POSS_G_BIKS/16 WORD]
G_AST_LOCK BYTE

! SECTION L_DATA !

MMU_IMAGE ARRAY [MAX_DBR_NO MMU]
LOCAL_MEM_BIT_MAP ARRAY [MAX_POSS_L_BLKS/16 WORD]
ALIAS_TABLE RECORD [HEADER ALIAS_HEADER
ALIAS_ENTRY ARRAY
[MAX_ENTRY_NO ALIAS]]

DISK_BIT_MAP_BUFF ARRAY [6 BYTE]
PAGE_TABLE_BUFFER ARRAY [BLK_SIZE BYTE]

INTERNAL

COMPACT_L PROCEDURE ENTRY END COMPACT_L

COMPACT G PROCEDURE ENTRY END COMPACT G

GLOBA L

```
| *****************
        BLKS WORD
 LOCAL
         IS COMPACTED BYTE
                   BYTE
         FILLER2
ENTRY
     BLKS. RØ
LD
TDB
     IS_COMPACTED, #FALSE
LD
    R1Ø, #ZERO
DO
        RIØ, #(MAX_POSS_L_BLKS/16)
     CP
             THEN
     IF
         EQ
              IS_COMPACTED, #FALSE
         CPB
         IF
            EQ
                 THEN
             CALL COMPACT_L
             LD R10, #ZERO
             LDB IS_COMPACTED, #TRUE
         ELSE
             LD
                 RØ, #LOCAL_MEMORY_FULL
             RET
         FI
     FI
     LD
         R11, #ZERO
     LD
        R12, LOCAL_MEM_BIT_MAP(R10)
    DO
         BIT
             R12, R11
             Z THEN
         IF
             DEC RØ, #1
         ELSE
                 RØ, BLKS
             LD
         FI
         CP
             RØ, #Z£RO
         IF
             EQ
                  THEN
             LD
                R1, R10
             MULT RRØ, #16
                 R1, R11
R1, BLKS
             ADD
             SUB
             MULT
                  RRØ, #BLK_SIZE
             ADD R1, #LOCAL MEM_BASE
             LD
                 RØ, #VALID
             LD
                 R13, BLKS
             DO
                 LD
                     R12, LOCAL_MEM_BIT_MAP(R10)
                 DO
                     SET
                          R12, R11
                          R13, #1
                     DEC
                     DEC
                          R11, #1
                     CP
                         R13, #ZERO
                             THEN
                     IF
                         EQ
                             LOCAL_MEM_BIT_MAP(R10), R12
                         LD
                         RET
                     FI
```

```
R11, #ZERO
EQ THEN
                      CP
                         LD
                             LOCAL_MEM_BIT_MAP(R10), R12
                         LD R11, #15
                         DEC R10, #1
                         EXIT
                      FI
                  OD
              OD
           FI
           INC
               R11, #1
           CP
              R11, #16
              EQ THEN
              LD R11, #ZERO
              EXIT
           FI
       OD
       INC R10, #1
END ALLOC_LOCAL_MEMORY
FREE_LOCAL_BIT_MAP PROCEDURE
  PASSED PARAMETERS
      RØ = BASE_ADDR
      R1 = BLKS
    LOCAL VARIABLES
      R10 = COUNTER FOR BIT RESET
      R11 = BIT_MAP INDEX
      R12 = BIT MAP WORD
  ENTRY
   CLR R10
   LD R11. RØ
   SUB
       R11, #LOCAL_MEM_BASE
   DIV
        RR1@, #BLK_SIZE*16
   DO
           R12, LOCAL_MEM_BIT_MAP(R11)
       LD
       DO
           RES
              R12, 110
           DEC
              R1, #1
           CP
              R1, #ZERO
           IF
              LT
                  THEN
                  LOCAL_MEM_BIT_MAP(R11), R12
              LD
              RET
           FI
           INC
              R10, #1
              R10, #16
EQ THEN
           CP
           IF
                  LOCAL_MEM_BIT_MAP(R11), R12
```

```
LD R13, #ZERO
              EXIT
           FI
       OD
       INC
           R11, #1
   OD
END FREE_LOCAL_BIT_MAP
FREE GLOBAL BIT MAP PROCEDURE
  PASSED PARAMETERS
       RO = BASE_ADDR
       R1 = BLKS
     LOCAL VARIABLES
       R10 = COUNTER FOR BIT RESET
       R11 = BIT_MAP INDEX
       R12 = BIT MAP WORD
  *************
   ENTRY
   CLR
       R10
   LD R11, RØ
   SUB
       R11, #GLOBAL_MEM_BASE
   DIV
        RR10, #BLK_SIZE*16
   DO
       LD
           R12, GLOBAL_MEM_BIT_MAP(R11)
       DO
           RES
               R12, R16
           DEC
               R1, #1
              R1, #ZERO
           CP
           IF
              LT
                  THEN
              LD
                  GLOBAL_MEM_BIT_MAP(R11), R12
              RET
           FI
           INC
               R10, #1
           CP
              R10, #16
           IF
              EQ
                  THEN
                  GLOBAL_MEM_BIT_MAP(R11), R12
              LD
              LD
                  R10, #ZERO
              EXIT
           FI
       OD
           R11, #1
       INC
```

END FREE GLOBAL BIT MAP

```
PASSED PARAMETER
      RØ = BLKS OF MEMORY
  I RETURNED PARAMETERS
      RØ = SUCCESS_CODE
      R1 = BASE_ADDR
    LOCAL VARIABLES
      RØ = BLKS
      R10 = BIT_MAP INDEX
      R11 = COUNTER FOR BIT
      R12 = BIT_MAP WORD
      R13 = WORKING REGISTER
   BLKS WORD
   LOCAL
          IS_COMPACTED BYTE
          FILLER3
                   BYTE
   ENTRY
   LD
       BLKS, RØ
        IS_COMPACTED, #FALSE
   LDB
   LD
       R10, #ZERO
   DO
       CP
           R10, #(MAX_POSS_G_BLKS/16)
              THEN
       IF
           EQ
              IS_COMPACTED, #FALSE
           CPB
           IF
              EQ
                 THEN
              CALL COMPACT_G
              LD
                 R10, #ZERO
              LDB IS_COMPACTED, #TRUE
           ELSE
              LD RØ, #GLOBAL_MEM_FULL
              RET
           FI
       FI
       LD
           R11, #ZERO
       LD
           R12, GLOBAL_MEM_BIT_MAP(R10)
       DO
           BIT
              R12, R11
              Z THEN
              DEC RØ, #1
           ELSE
              LD RØ, BLKS
           FI
           CP
              RØ, #ZERC
           IF
              EQ
                   THEN
              LD
                 R1, R10
              MULT RRØ, #16
              ADD
                  R1, R11
              SUB
                   R1, BLKS
              MULT
                   RRØ, #BLK_SIZE
```

```
ADD
                   R1, #GLOBAL_MEM_BASE
               LD
                   RØ, #VALID
               LD
                   R13, BLKS
               DO
                       R12, GLOBAL_MEM_BIT_MAP(R10)
                   LD
                   DO
                       SET
                            R12, R11
                            R13, #1
                       DEC
                       DEC
                           R11, #1
                           R13, #ZERO
                       CP
                              THEN
                       IF
                           EQ
                           LD GLOBAL_MEM_BIT_MAP(R10), R12
                           RET
                       FI
                       CP
                           R11, #ZERO
                       IF
                           EQ
                              THEN
                           LD
                              GLOBAL_MEM_BIT_MAP(R10), R12
                              R11, #15
                           LD
                           DEC
                               R10, #1
                           EXIT
                       FI
                   OD
               OD
           FI
               R11, #1
           INC
           CP
               R11, #16
                  THEN
           IF
               EQ
               LD R11, #ZERO
               EXI7
           FI
       OD
       INC R10, #1
   OD
END ALLOC_GLOBAL_MEMORY
READ_PAGE PROCEDURE
   I PASSED PARAMETERS
      RØ = BLK_NO
      R1 = BASE ADDR
   I RETURNED PARAMETER
      RØ = SUCCESS CODE
    LOCAL VARIABLES
      RIØ = COUNTER FOR BLOCK MOVE
      R11 = SIMULATED DISK ADDRESS
   [ ********************************
   ENTRY
   LDL RR10, #PLK_SIZE
   MULT RR10, RØ
   ADD R11, #DISK_MEM_BASE
```

Reserved to the transfer of the property of th

LD R10. #MAX PAGE SIZE LDIR GR1, GR11, RIO LD R0, #VALID END READ_PAGE

```
WRITE_PAGE PROCEDURE
  I PASSED PARAMETERS
      RØ = BLK_NO
      R1 = FROM_BASE_ADDR
    RETURNED PARAMETR
      RØ = SUCCESS_CODE
   ! LOCAL VARTABLES
      R10 = COUNTER FOR BLOCK MOVE
      R11 = SIMULATED DISK ADDRESS
   ENTRY
   LDL RR10, #BLK_SIZE
   MULT RRIO, RO
    ADD R11, #DISK_MEM_BASE
   LD R10, *MAX PAGE SIZE LDIR GR11, GR1, R10
    LD RØ, #VALID
 END WRITE_PAGE
READ SEGMENT PROCEDURE
   PASSED PARAMETERS
      RØ = PAGE_TABLE_LOC (BLK_#)
      R1 = MEMORY_ADDR
    RETURNED PARAMETER
      RØ = SUCCESS_CODE
   ! LOCAL VARIABLES
       R2 = INDEX FOR PAGE_TABLE_ARRAY
      R10 = COUNT FOR BLOCK MOVE
      R11 = DISK_BLK_# CONV TO MEM ADDR
       R13 = DISK ADDRESS
   ******************
   ENTRY
   LDL RR10, #BLK_SIZE
   MULT RR10, R0
   ADD R11, #DISK_MEM_BASE
   LD R2, #ZERO
   DO
      R10. #MAX_PAGE_SIZE
       LD R13, R11(R2)
       MULT RR12, #BLK_SIZE
       ADD R13, #DISK_MEM_BASE
       LDIR GR1, GR13, R10
       INC R2, #1
```

```
CP
          R2, #MAX_PAGE_SIZE
      IF
         EO
              THEN
         EXIT
      FI
      LD
         RØ, R11(R2)
      CP RØ. #ZERO
      IF
         EQ THEN
          EXIT
      FI
  OD
  LD
      RØ, #VALID
END READ_SEGMENT
WRITE SEGMENT PROCEDURE
   I PASSED PARAMETERS
      RØ = PAGE_TABLE_LOC (BLK_#)
      R1 = MEMORY ADDR
    RETURNED PARAMETER
      Re = SUCCESS_CODE
    LOCAL VARIABLES
      R10 = PAGE TABLE ARRAY INDEX
      R11 = DISK BLK NO CONV TO MEM ADDR
R13 = DISK ADDR
   ENTRY
  LDL RR10, #BLK_SIZE
  MULT RRIO, RO
  ADD R11, #DISK_MEM_BASE
  LD
      R2. #ZERO
  DO
  LD
      R10, #MAX_PAGE_SIZE
      LD R13, R11(R2)
      MULT RR12, #BLK_SIZE
      ADD R13, #DISK_MEM_BASE
      LDIR OR13, OR1, R10
      INC
           R2, #1
      CP
         RZ, #MAX PAGE SIZE
      IF
         ΕQ
              THEN
         EXIT
      FI
      LD
         RØ, R11(R2)
      CP RØ, #ZERO
      IF
         EQ THEN
          EXIT
      FI
  OD
  LD
      RØ, #VALID
END WRITE_SEGMENT
```

The second second

```
READ DISK BIT MAP PROCEDURE
   ************************
    RETURNED PARAMETERS
      Re = SUCCESS CODE
    LOCAL VARIABLES
      RIO = DISK BIT MAP BUFF ADDR
      R11 = COUNTER FOR BLK MOVE
      R13 = BIT MAP DISK ADDR
  LD R10, #DISK BIT MAP
   LD
      R13. #DISK_BIT_MAP_LOU
   CLR R12
   MULT RR12, #BLK_SIZE
   ADD R13, #DISK_MEM_BASE
   LD R11. #(MAX POSS D BLKS/16)
   LDIR GR13, GRIØ, RI1
   LD RO. #VALID
END READ_DISK_BIT_MAP
WRITE_DISK_BIT_MAP PROCEDURE
  [ *<del>*</del>*****************************
  1 RETURNED PARAMETER
      RØ = SUCCESS CODE
  ! LOCAL VARIABLES
      R10 = DISK BIT MAP BUFF ADDR
R11 = COUNTER FOR BIT MAP
      R13 = BIT MAP ADDRESS
  ENTRY
   LD R10, #DISK_BIT_MAP
   LD R13, #DISK_BIT_MAP_LOC
   CLR R12
   MULT RR12, #BLK_SIZE
   ADD R13, #DISK_MEM_BASE
LD R11, #(MAX_POSS_D_BLWS/16)
   LDIR GR10, GR13, R11
   LD RO, #VALID
END WRITE_DISK_BIT_MAP
SEARCH DISK BIT MAP PROCEDURE
  PASSED PARAMETER
       RØ = START_SRCH_BLK_#
    RETURNED PARAMETERS
       RØ = SUCCESS_CODE
       R1 = FREE_BLK_#
   LOCAL VARIABLES
       R10 = BIT COUNTER
       R11 = BIT MAP INDEX
       R12 = BIT MAP WORD
```

```
| *******************************
   ENTRY
   CLR R1Ø
   LD R11, RØ
   DIV RR10, #16
  R10 = REM, R11 = QUOT
   DO
      LD
          R12, DISK_BIT_MAP(R11)
       DO
          BIT
             R12, R10
          IF
             Z THEN
              SET R12, R10
              MD DISK_BIT_MAP(R11), R12
              LD R1, R11
              MULT RRØ, #16
              ADD R1, R10
              LD RØ, #VALID
              RET
          FI
          INC
              R10, #1
          CP
             R10, #16
              EQ THEN
          IF
              LD R10, #ZERO
              EXIT
          FI
      OD
       INC
          R11, #1
       CP
          R11, #(MAX_POSS_D_BLKS/16)
             THEN
          LD RO, #SEC_SCOR_FULL
          RET
       FI
   OD
      RØ, *VALID
   LD
END SEARCH_DISK_BIT_MAP
CLEAR_DISK_BIT_MAP PROCEDURE
  1 PASSED PARAMETER
      RØ = BLK_NO TO CLEAR
  ! LOCAL VARIABLES
       R10 = BIT COUNTER
       R11 = BIT MAP INDEX
       R12 = BIT MAP WORD
  ENTRY
   CLR R1Ø
   LD R11, R2
   DIV RR10, #16
 ! R10 = REM. R11 = QUOT
```

```
LD R12, DISK_BIT_MAP(R11)
   RES R12, R10
LD DISK_BIT_MAP(R11), R12 END CLEAR_DISK_BIT_MAP
MEMORY MOVE PRCCEDURE
  PASSED PARAMETERS
       RØ = TO ADDR
       R1 = FROM ADDR
      R2 = SIZE IN BYTES
  ENTRY
   CLR R12
   LD R13, R2
   RR R13, #1
   LD R12, RØ
   LDIRB CR12, CR1, R13
END MEMORY_MOVE
GET_UNIQ_ID PROCEDURE
  RETURNED PARAMETERS
       RØ = SUCCESS_CODE
       R1 = UNIQUE_ID
  ! NOTE: WILL BE STORED ON SEC STOR
  **************
   LOCAL WORK_SPACE_BLK ARRAY [MAX_PAGE_SIZE WORD]
         UNIQ_ID WORD
   ENTRY
   LD RØ, #SYSTEM_DATA_LOC
   LD R1,
          #WORK_SPACE_BLK
   CALL READ_PAGE
   CP RG, #VALID
      NE THEN
   IF
       RET
   FI
   LD R10, #ZERO ! UNIQ ID INDEX !
LD R13, WORK_SPACE_BLK(R10)
   LD UNIQ_ID, R13
   INC R13, #1
LD WORK_SPACE_BLK(R10), R13
   LD RØ, #SYSTEM_DATA_LOC
   LD R1, #WORK_SPACE_BLK
   CALL WRITE PAGE
   LD R1, UNIQ_ID
END GET_UNIQ_ID
```

MAIN_LINE PROCEDURE
ENTRY
CALL ALLOC_LOCAL_MEMORY
CALL HBUG
END MAIN_LINE
END M_MGR_2

APPENDIX C - SWAP_IN PLZ/ASM CODE

```
MEM_MGR MODULE
                VERS. 1.0
CONSTANT
            FALSE
                                := Ø
            TRUE
                                := 1
                                := 0
                                       ! AST ENTRY AVAILABLE !
            AVAILABLE
                                       I AST ENTRY ACTIVE !
                                := 1
            ACTIVE
            ZERO
                                := Ø
                                := %0000
            NULL
            NULL PAGE
                                := 0
                                := %A900
            HBUG
                                := %Ø59A
            MONITOR
                    SUCCESS CODES
             INVALID
                                := 0
            VALID
                                := 1
             FOUND
             NOT_FOUND
             SWAPPED_IN
                                := 4
             SWAPPED OUT
                                := 5
            SEG_ACTIVATED
SEG_DEACTIVATED
                                := 6 .
                                := 7
             SEG_CREATED
                                := 8
                                := 9
             SEG DELETED
             LEAF_SEG_EXISTS
                                := 10
             NO_LEAF_EXISTS
                                := 11
            G AST FULL
L AST FULL
                                := 12
                                := 13
             IN_LOCAL_MEMORY := 14
NOT_IN_LOCAL_MEM := 15
             LOCAL_MEMORY_FULL:= 16
             GLOBAL MEM_FULL
                               := 17
             VIRTUAL_CORE_FULL:= 18
             DUPLICATE_ENTRY
                                := 19
             NO CHILD TO DEL
                                := 20
             SEC_STOR FULL
                                := 21
             DISK_ERRÖR
                                := 22
             ALIAS DOES NOT EXIST := 23
        ATTRIBUTE MASKS
   1
                              !
                                := %(2)11111110
             READ MASK
                                := %(2)000000001
             WRITE_MASK
```

```
CHANGED MASK
                             := %(2)01000000
                             := %(2)00000100
           IN_MEMORY_MASK
                             := Ø
                                               ! CLEAR ATTR !
           CLEARED
  1
       AUTHORIZED ACCESS
                              1
                             := 0
           READ
           WRITE
                             := 1
                             := %(2)00001000
           EXECUTE
      G AST PLAG BITS FIELD MASKS
  1
                            := %(2)00000010
           WRITABLE MASK
           WRITTEN_MASK
                             := \chi(2)00000100
  1
      DESIGN PARAMETERS
                             1
                             := 128
           BLK_SIZE
           NO_OF_PROCESSORS := 1
           MAX_DBR_NO
                             := 4 ! EVEN NO. OF DBR_#'S !
           G_AST_LIMIT
                                    ! MAX ENTRIES IN G_AST !
                             := 16
           L_AST_LIMIT
                                   ! MAX ENTRIES IN LAST !
                             := 16
                             := 21
           MAX ENTRY NO
                                     I SIZE OF ALIAS TABLE !
           NO SEG_DESC REG := 8 ! NO. OF SEGMENT/PROCESS !
           FST_POSC_FREE_BLK:= 1
TYPE
           ADDRESS
                               WORD
           ALIAS_HEADER
                               RECORD [
                                 SEG_PAGE_TABLE_LOC
                                                      WORD
                                 PAR_ALIAS_TABLE_LOC WORD ]
                               RECORD [
       SEG_DESC_REG
                                 BASE_ADDR
                                              ADDRESS
                                 LIMIT
                                              BYTE
                                  ATTRIBUTE
                                              BYTE ]
           ALIAS
                               RECORD [
                                 UNIQUE_ID
                                                 WORD
                                  CLASS
                                                 WORD
                                  SIZE
                                                 WORD
                                 PAGE_TABLE_LOC WORD
                                  ALIAS_TABLE_LOC WORD ]
           MMU
                               RECORD [
                                  SDR ARRAY
                                             [NO_SEG_DESC_REG
                                             SEG_DESC_REG]
                                 BLKS USED
                                                  WORD
                                 MAX_BLKS
                                                  WORD]
           G_AST_REC
                               RECORD [
                                  UNIQUE_ID1
                                                 WORD
                                  GLOBAL ADDR
                                                 ADDRESS
                       ! ONLY ONE PROCESSOR !
```

```
PROCESSORS L ASTE NO WORD WRITTEN BIT AND WRITTED BIT!
                                 FLAG_BITS
                                                 WORD
                                 G_ASTE_NO_PAR
                                                   WORD
                                 NO_ACTIVE_IN_MEMORY
                                                       WORD
                                 NO_ACTIVE_DEPENDENTS
                                 PAGE_TABLE_LOC1
                                                  WORD
                                 SIZE1
                                                  WORD
                                 ALIAS_TABLE_LOC1 WORD
                                 SEQUENCER
                                                 WORD
                                                 WORD
                                 INSTANCE1
                                                 WORD ]
                                 INSTANCE2
           L_AST_REC
                               RECORD [
                                 MEMORY_ADDR
                                                 ADDRESS
                                 SEGMENT_NO_ACCESS_AUTH ARRAY
                                      [MAX_DBR_NO
                                                    BYTE] ]
                               RECORD [
           HANDLE
                                 UNIQUE_ID2
                                                WORD
                                 H_INDEX
                                                 WORD ]
  !$SECTION G_DATA
            G_AST
                                ARRAY [G_AST_LIMIT G_AST_REC]
            G_AST_LOCK
                                BYTE
            DISK_BIT_MAP_LOCK
  ! $SECTION L_DATA !
           MMU_IMAGE
                             ARRAY [MAX_DBR_NO MMU]
           L AST
                              ARRAY [L AST_LIMIT L AST_REC]
                              RECORD [ HEADER
                                                 AL IĀS_HEADER
           ALIAS_TABLE
                                      ALIAS ENTRY
                                                   ARRAY
                                      [MAX_ENTRY_NO
                                                     ALIAS] ]
           DISK_BIT_MAP BUFF
                                ARRAY [6 BYTE]
           PAGE_TABLE_BUFFER
                                ARRAY [BLK_SIZE
                                                   BYTE]
ALLOC_LOCAL_MEMORY PROCEDURE
END ALLOC_LOCAL_MEMORY
READ SEGMENT PROCEDURE
END READ_SEGMENT
```

GLOBAL

EXTERNAL

ENTRY

ENTRY

FREE_LOCAL_BIT_MAP PROCEDURE
ENTRY
END FREE_LOCAL_BIT_MAP

ALLOC_GLOBAL_MEMORY PROCEDURE ENTRY END ALLOC_GLOBAL_MEMORY

MOVE_TO_GLOBAL PROCEDURE ENTRY END MOVE_TO_GLOBAL

SIGNAL_OTHER_MEMORY_MANAGERS PROCEDURE ENTRY END SIGNAL_OTHER_MEMORY_MANAGERS

INTERNAL

William Control of the Control of th

```
UPDATE_MMU_IMAGE
                 PROCEDURE
  PASSED PARAMETERS
      RØ = DBR_#
      R1 = SEGMENT #
      R2 = ADDR
      R3 = ACCESS
      R4 = LIMIT
    LOCAL VARIABLES
      R10 = WORKING REGISTER
      R13 = WORKING REGISTER
  [ ***********************************
   ENTRY
   LD R10, #MMU_IMAGE
   LD R13, #SIZEOF MMU
   MULT RR12, RØ
   ADD R10, R13
   LD R13, #SIZEOF SEG_DESC_REG
   MULT RR12, R1
   ADD R10, R13
       0R10, R2
   LD
   INC
        R10, #2
   LDB
        QR10, RL4
   INC
        R10, #1
   LDB
        RL4, CR10
   CPB
       RL3, #EXECUTE
   IF
           THEN
       EQ
       ANDB RL4, #%(2)11110111
   ELSE
       ANDB RL4, #%(2)11111110
   FI
```

```
ORB RL4, RL3
LDB GR10, RL4
RET
END UPDATE_MMU_IMAGE
```

```
UPDATE L AST_ACCESS PROCEDURE
  ******************************
   I PASSED PARAMETERS
      RØ = INDEX
      R1 = ACCESS_AUTH
      R2 = DBR #
    LOCAL VARIABLES
      R5 = WORKING REGISTER
      R7 = WORKING REGISTER
   | **********************
   ENTRY
   LD R5, #L AST
LD R7, #SIZEOF L AST REC
   MULT RR6, RØ
   ADD
       R7, #2
   ADD
        R7, R2
   ADD
        R5, R7
   LDB
        RL3, QR5
   CPB
        RL1, #WRITE
           THEN
    IF
       EQ
       ORB
           RL3, #%(2)10000000
       LDB
            QR5, RL3
   ELSE
       ANDB RL3, #%(2)01111111
       LDB
             GR5, RL3
   FI
   RET
END UPDATE_L_AST_ACCESS
CHECK LOCAL MEMORY PROCEDURE
  [ *********************************
     PASSED PARAMETERS
       RØ = INDEX
     RETURNED PARAMETER
       RØ = TEST
     LOCAL VARIABLES
       R2 = I
       R3 = SEG_NO
       RH3 = ATTRIBUTES
       R10 = ADDR OF MMU IMAGE.SDR[SEG#] !
       R11 = ADDR OF L_AST[R0].SEG/ACC[I]!
       R12.13 = WORKING REGISTERS
   ENTRY
```

```
LD
      R2, #ZERO
  DO
      CP
          R2, #MAX_DBR_NO
      IF
          ΕQ
              THEN
          LD
              RØ, #NOT_IN_LOCAL_MEM
          RET
      FI
      LD
          R11, #L_AST
          R13, #SIZEOF L_AST_REC
      LD
      MULT RR12, RØ
           R11, R13
      ADD
           R11, #2 ! SEGMENT NO OFFSET!
      ADD
           R11, R2
      ADD
      LDB
           RL3, OR11
      CLRB
            RH3
      ANDB
           RL3, %(2)01111111
      CPB RL3, #ZERO
              THEN
      IF NE
         LD
             R10, #MMU_IMAGE
         LD
             R13, #SIZEOF MMU
         MULT
              RR12, R2
         ADD
              R10, R13
              R10, R3
         ADD
         ADD
              R10, #3
                         ! ATTRIBUTES OFFSET !
              RH1, GR1@
         LDB
         ANDB
              RH1. #IN MEMORY_MASK
         CPB
              RH1, #ZERO
         IF
             NE
                THEN
             LD RØ, #IN_LOCAL_MEMORY
             RET
         FI
     FI
     INC
          R2, #1
  OD
END CHECK_LOCAL_MEMORY
CHECK MAX VIRTUAL CORE PROCEDURE
   ***********************
     PASSED PARAMETERS
       RØ = DBR_{\#}
       R1 = BLKS
     RETURNED PARAMETER
       RØ = SUCCESS_CODE
     LOCAL VARIABLES
       R10,R12 = WORKING REGISTERS
   ENTRY
   LD
       R10, #MMU IMAGE
       R13, #SIZEOF MMU
   LD
```

Service Aller

```
MULT RR12, RØ
   ADD R10, R13
        R13, #SIZEOF SEG_DESC_REG
   MULT
        RR12, #NO_SEG_DESC_REG
   ADD
       R10, R13
   LD R12, GR10
   ADD
       R12, R1
       R10, #2
   INC
       R12, 0R10
   CP
           THEN
   IF
       GT
       SUB R12, R1
       LD RØ, #VIRTUAL_CORE_FULL
   ELSE
       LD RØ, #VALID
   FI
   DEC R10, #2
   LD GR10, R12
   RET
END CHECK_MAX_VIRTUAL_CORE
SWAP IN PROCEDURE
  ! PASSED PARAMETERS
      RØ = INDEX
      R1 = DBR_{\#}
      R2 = ACCESS
    RETURNED PARAMETER
      RØ = SUCCESS CODE
  LOCAL
              INDEX
                           WORD
              DBR_NO
                           WORD
              ACCESS
                           WORD
              G_AST_BASE
                           ADDRESS
   ENTRY
   LD
      INDEX, RØ
   LD DBR_NO, R1
   LD
       ACCESS, R2
   LD
      R5, #G AST
   LD
      R13, #SIZEOF G_AST_REC
   MULT RRI2, RØ
   ADD
       R5, R13
   LD
        G_AST_BASE, R5
                  ! SIZE OFFSET !
   ADD
        R5, #16
   CLR
        R6
   LD
        R7, @R5
       RR6, #BLK_SIZE
   DIA
   LD
       R6. R7
   DEC R5, #12
                  ! L_AST INDEX OFFSET !
   LD R7, QR5
LD RØ, R1
   LD
       R1, R6
```

```
CALL CHECK_MAX_VIRTUAL_CORE
   RØ, #VIRTUAL_CORE_FULL
CP
IF
        THEN
    ΕQ
    RET
FI
INC
    R5, #4
              ! NO_ACTIVE_IN_MEMORY CFFSET !
    GR5, #1
INC
LD
    R8, GR5
    ACCESS, #WRITE
CP
IF
    EQ THEN
    DEC
        R5, #4
                   1
                      OFFSET TO FLAG_BITS !
    LD
       R4, GR5
    OR
       R4, #WRITABLE_MASK
       GR5, R4
    LD
FI
LD
    RØ. R7
      CHECK_LOCAL_MEMORY
CALL
AND R4, #WRITABLE_MASK
CP
    R4, #9
       THEN
IF
    NE
    CP
        R8, #1
    ŢF
        GT
            THEN
        CP
            RØ, #IN_LOCAL_MEMORY
        IF
               THEN
            NΞ
            LD
               RØ, R6
            CALL ALLOC_LOCAL_MEMORY
            CP
                RØ, #LOCAL_MEMORY_FULL
            IF
                EQ THEN
                RET
            FI
            LD
                R9, R1
            INC R5, #8
                            ! PAGE_TABLE_LOC OFFSET !
                RØ, CRS
            LD
            CALL READ_SEGMENT
            CP
                RØ, #VALID
                    THEN
            IF
                NE
                LD RØ, R9
                LD R1, RS
                CALL FREE_LOCAL_BIT_MAP
                RET
            FI
                R10, #L_AST
            LD
            LD R13, #SIZEOF L_AST_REC
            MULT RR12, R7
            ADD R10, R13 !MEMORY_ADDR OFFCET INTO L_AST!
            LD
                CR10, R9
        ELSE
                R10, #L_AST
            LD
                R13, #SIZEOF L_AST_REC
            MULT RR12, R7
            ADD R10, R13
```

The second second

```
LD R9, CR10
         FI
     FI
 ELSE
     LD
         R8, RØ
         R5, G_AST_BASE
     LD
     INC
                   I GLOBAL_ADDR OFFSET !
          R5, #2
         R12, GR5
     LD
     CP
         R12, #NULL
     IF EQ THEN
        LD
            RØ, R6
        CALL ALLOC GLOBAL MEMORY
        CP
            RØ, #GLOBAL MEM FULL
                 THEN
        IF
            ΕQ
            RET
        FI
        LD
            R9, R1
            R8, #IN_LOCAL_MEMORY
        CP
        IF
            EQ
                THEN
            LD
                RØ, R7
            INC R5, #14
                            ! SIZE
                                     OFFSET!
                R2, 0R5
            I.D
            CALL MOVE_TO_GLOBAL
                 RØ, #VĀLID
            CP
            IF
                 RE THEN
                 RET
            FI
         ELSE
            LD
                RØ, R1.
                R1, INDEX
            CALL SIGNAL_OTHER_MEMORY_MANAGERS CP RØ, *VALID
            IF
                 NE
                    THEN
                RET
            FI
        FI
    ELSE
           R5 ,G_AST_BASE
       LD
       ADD R5, #2 ! GLOBAL ADDR OFFSET !
       LD R9, GR5
    FI
FI
LD
   RØ, DBR_NO
LD R10, #L_AST
    R13, #SIZEOF L AST REC
LD
MULT RR12, R?
ADD
     R10, R13
ADD
     R10, RØ
INC
     R10, #2
LDB
    RL1, CR1Ø
LD
    R2, R9
```

LD R3, ACCESS
LD R4, R6
CALL UPDATE_MMU_IMAGE
LD R0, R7
LD R1, ACCESS
LD R2, DBR_NO
CALL UPDATE_L_AST_ACCESS
LD R0, #SWAPPED_IN
END SWAP_IN

MAIN_LINE PROCEDURE ENTRY CALL SWAP_IN CALL HBUG END MAIN_LINE END MEM_MGR

LIST OF REFERENCES

- 1. O'Connel, J. S., and Richardson, L. D., Distributed Secure Design for a Multi-microprocessor Operating System. MS Thesis, Naval Postgraduate School, June 1979.
- Parks, E. J., The Design of a Secure File Storage System, MS Thesis, Naval Postgraduate School, December, 1980.

- Coleman, A. R., Security Kernel Design for a Microprocessor-Based, Multilevel, Archival Storage System, MS Thesis, Naval Postgraduate School, December 1979.
- 4. Reitz, S. L., The Implementation of the Security Kernel for a Multi-microprocessor Operating System, MS Thesis, Naval Postgraduate School, June 1988.
- 5. Schell, Lt.Col. R. R., "Security Kernels: A Methodical Design of System Security," USE Technical Papers (Spring Conference, 1979). pp 245-250, March 1979.
- 6. Organick, E. J., The Multics System: An Examination of Its Structure, MIT Press, 1972.
- 7. Millen, J. K., "Security Kernel Validation in Practice." Communications of the ACM, v. 19 no. 5 p. 243-250, May 1976.
- 8. Madnick, S. E., and Donovan, J.J., Operating Systems, McGraw Hill, 1974.
- 9. Denning, D.E., "A Lattice Model of Secure Information Flow," Communications of the ACM, v. 19 p. 236-242, May 1976.
- 10. Peed, P. D., and Kanoidia, R. K., "Synchronization With Eventcounts and Sequencers," Communications of the ACM, v. 22 no. 2 p. 115-124, February 1979.

- 11. Reed, P. D., Processor Multiplexing In a Layered Operating System, MS Thesis, Massachusetts Institute of Technology, MIT LCS/TR-167, 1979.
- 12. Zilog, Inc., Z8010 MMU Memory Management Unit,
 Preliminary Product Specification, October 1979.
- 13. Riggins, C., "When No Single Language Can Do the Job, Make It a Language-Family Matter," Electronics Design, February 15, 1979.
- 14. Schell, Lt.Col. R. R., "Computer Security: the Achilles Heel of the Electronic Air Force?," Air University Review, v. 30 no. 2 p. 16-33, January 1979.
- 15. Saltzer, J. H., Traffic Control in a Multiplexed Computer System, Ph.D.Thesis, Massachusetts Institute of Technology, 1966.

INITIAL DISTRIBUTION LIST

		No.	
1.	Defense Technical Information Center Cameron Station		5
	Alexandria, Virginia 22314		
2.	Library, Code 0142		2
	Naval Postgraduate School		
	Monterey, California 93940		
3.	Department Chairman, Code 52		2
	Department of Computer Science		
	Naval Postgraduate School		
	Monterey, California 93940		
4.	Lyle A. Cox, Jr., Code 52C1		4
	Department of Computer relace		
	Naval Postgraduate School		
	Monterey, California 90340		
5.	LTCOL Roger R. Schell, Code 5251		5
	Department of Computer Science		
	Naval Postgraduate School		
	Monterey, California 93940		
6.	Joel Trimble, Code 221		1
	Office of Naval Research		
•	800 North Quincy		
	Arlington, Virginia 22217		
7.	LT Alan V. Gary		2
•	3320 W. Epler Ave.		
	Indianapolis, Indiana 46217		
8.	LCDR Edmund E. Moore		1
	NAVELEXSYSCOM		
	PME 107		
	Washington, D.C. 20360		
9.	CAPT John L. Ross		1
	107 Headon St.		
	Weatherford, Texas 76086		
.0.	LT Hal R. Powell		1
	1295 Heatherstone Way		-
	A		

11.	Office of Research Administriation Code 012A	1
	Naval Postgraduate School Monterey, California 93940	
12.	Uno R. Kodres, Code 52Kr Department of Computer Science Naval Postgraduate School Monterey, California 93940	1
13.	I. Larry Avrunin, Code18 DTNSRDC Bethesda, Maryland 20084	1
14.	R. P. Crabb, Code 9134 Naval Oceans Systems Center San Diego, California 92152	1
15.	Kathryn Heninger, Code 7503 Naval Research Lab Washington, D.C. 20375	1
16.	Dr. J. McGraw U.C L.L.L. (1-794) P.O. Pox 808 Livermore, California 94550	1
17	Mark Underwood NPRDC San Diego, California 92152	1
18.	Walter P. Warner, Code K70 NSWC Dahlgren, Virginia 22448	1
19.	M. George Michael U.C L.I.L. (I-76) P.O. Box 808 Livermore, California 94550	1

: